Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
FABRICATION PROCESSES
Chapter 6 Thermal oxidation and the Si/SiO2 interface
6.4.3 Effect of real surfaces Departure from the ideal case is due to Work function difference between the doped polysilicon gate and substrate The inevitably.
Optical Modeling of a-Si:H Thin Film Solar Cells with Rough Interfaces Speaker : Hsiao-Wei Liu 08/18/2010 Wed.
Fick’s Laws Combining the continuity equation with the first law, we obtain Fick’s second law:
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Chapter 6 Thermal oxidation and the Si/SiO2 interface
Activity and Concentration Activity – “effective concentration” Ion-ion and ion-H 2 O interactions (hydration shell) cause number of ions available to.
ECE/ChE 4752: Microelectronics Processing Laboratory
RADIATIVE PROPERTIES OF REAL MATERIALS Electromagnetic Theory: ▪ ideal, optically smooth surface ▪ valid for spectral range larger than visible Real Materials:
Deal-Grove Model Predictions Once B and B/A are determined, we can predict the thickness of the oxide versus time Once B and B/A are determined, we can.
Section 4: Thermal Oxidation
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
OXIDATION- Overview  Process Types  Details of Thermal Oxidation  Models  Relevant Issues.
Chapter 6 Thermal oxidation and the Si/SiO2 interface
EBB 323 Semiconductor Fabrication Technology
Spring 2007EE130 Lecture 34, Slide 1 Lecture #34 OUTLINE The MOS Capacitor: MOS non-idealities (cont.) V T adjustment Reading: Chapter 18.3.
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
ECE/ChE 4752: Microelectronics Processing Laboratory
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
ECE/ChE 4752: Microelectronics Processing Laboratory
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Chapter 8 Ion Implantation Instructor: Prof. Masoud Agah
ECE/ChE 4752: Microelectronics Processing Laboratory
ECE 342 Electronic Circuits 2. MOS Transistors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Models The first major model is that of Deal and Grove (1965) The first major model is that of Deal and Grove (1965) This lead to the linear/parabolic.
Course Overview ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 8, 2004.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Diffusion of O 2 and H 2 O in SiO 2 What the semiconductor community learned from the oxidation of silicon Deal-Grove * analysis * Andy Grove, early work.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
I.C. Technology Processing Course Trinity College Dublin.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
Dry Etching + Additive Techniques
SUPREM Simulation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 18, 2004.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
Structure and Operation of MOS Transistor
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Silicon Oxides: SiO 2 Uses: –diffusion masks –surface passivation.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 38 MOS capacitor Threshold Voltage Inversion: at V > V T (for NMOS), many electrons.
Thin Oxides The new frontier. Volume 43, No Special Issue on Ultrathin Oxides.
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
ALD Oxides Ju Hyung Nam, Woo Shik Jung, Ze Yuan, Jason Lin 1.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
Extraction of Doping Profile in Substrate of MNOS capacitor Using Fast Voltage Ramp Deep Depletion C-V method.
Why MOCVD and GaAs nanowires?
Mass Transfer transport of one constituent from a region of higher concentration to that of a lower concentration.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Fabrication Process terms
How to turn an accident into a great experiment
Chapter 1 & Chapter 3.
Nanoscale Dielectric Films by Plasma Oxidation
Chapter 6 OXIDATION Professor Masoud Agah ECE Department.
Silicon Wafer cm (5’’- 8’’) mm
Solid State Devices Fall 2011
Chapter 7: DOPANT DIFFUSION
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Avogadro’s Number: 1 mole = 6.02 x 1023 particles
Oxidation Instructor Abu Syed Md. Jannatul Islam
Presentation transcript:

Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004

Outline  Introduction Deal/Grove (Kinetic) Model Deal/Grove (Kinetic) Model Impurity Redistribution Impurity Redistribution Masking Properties of SiO 2 Masking Properties of SiO 2 Oxide Quality Oxide Quality Oxide Thickness Measurement Oxide Thickness Measurement

Definition Process by which a layer of silicon dioxide (SiO 2 ) is grown on a silicon substrate Applied exclusively to Si, since GaAs, Ge, and other semiconductors don’t form native oxides Uses: 1) implant/diffusion mask 2) surface passivation 3) isolation 4) key component of MOS structures 5) dielectric for multilevel interconnect

Reactions Dry oxidation: Si + O 2 → SiO 2 (better quality) Wet oxidation: Si + 2H 2 O → SiO 2 + 2H 2 (faster growth rate)

Silicon Consumption During growth, 1 mole of SiO 2 takes up more volume than 1 mole of Si To grow an oxide layer of thickness d, a layer of Si of thickness 0.44d is consumed

Outline Introduction Introduction  Deal/Grove (Kinetic) Model Impurity Redistribution Impurity Redistribution Masking Properties of SiO 2 Masking Properties of SiO 2 Oxide Quality Oxide Quality Oxide Thickness Measurement Oxide Thickness Measurement

Model Assumptions Temperature: o C Pressure: atm SiO 2 thickness:  m

Basic Diagram C o = concentration of oxidizing species at oxide surface (cm -3 ) C s = concentration of oxidizing species at Si surface (cm -3 ) d = oxide thickness F’s = fluxes (cm -2 s -1 )

Flux D = diffusion coefficient of oxidizing species x = thickness of existing oxide layer  = surface reaction rate constant At steady-state, F 1 = F 2 = F, so:

Growth Rate where: C 1 = # molecules of oxidizing species/unit volume = 2.2 × cm -3 for O 2 = 2.2 × cm -3 for O 2 = 4.4 × cm -3 for H 2 O = 4.4 × cm -3 for H 2 O

Solution Initial condition: x(0) = d 0 Initial condition: x(0) = d 0 where:

Compact Form x 2 + Ax = B(t +  ) where: A = 2D/  B = 2DC o /C 1

Limiting Cases Short times (reaction rate-limited): Short times (reaction rate-limited): “Linear Regime” Longer times (diffusion-limited): Longer times (diffusion-limited): x 2 = B(t +  ) “Parabolic Regime”

Thin, Dry Oxides For wet oxidation, initial oxide thickness d 0 is very small (or  ≈ 0). For wet oxidation, initial oxide thickness d 0 is very small (or  ≈ 0). For dry oxidation, extrapolated value of d 0 at t = 0 is about 25 nm. For dry oxidation, extrapolated value of d 0 at t = 0 is about 25 nm. Thus, dry oxidation on bare silicon requires a value for  that can be generated using this initial thickness. Thus, dry oxidation on bare silicon requires a value for  that can be generated using this initial thickness.

Example A silicon sample is oxidized in dry O 2 at 1200 o C for one hour. (a) What is the thickness of the oxide grown? SOLUTION: From Table 3-2, for dry O 1200 o C A = 0.04  m, B =  m 2 /h,  = h Using these parameters, we obtain an oxide thickness of x =  m

Example (cont.) (b) How much additional time is required to grow 0.1  m more oxide in wet O 2 at 1200 o C? SOLUTION: From Table 3-1, for wet O 2 at 1200 o C are A = 0.05  m, B = 0.72  m 2 /H Since d 0 =  m from the first step, = h = h The final desired thickness is x = d  m =  m. Using these parameters, we obtain an additional time of t = 0.76 h = 4.53 min

Temperature Variation

Outline Introduction Introduction Deal/Grove (Kinetic) Model Deal/Grove (Kinetic) Model  Impurity Redistribution Masking Properties of SiO 2 Masking Properties of SiO 2 Oxide Quality Oxide Quality Oxide Thickness Measurement Oxide Thickness Measurement

Segregation Coefficient When two solids come together, an impurity in one will redistribute until it reaches equilibrium. The ratio of equilibrium concentration of the impurity in Si to that in SiO 2 is: The ratio of equilibrium concentration of the impurity in Si to that in SiO 2 is:

4 Cases of Redistribution

Outline Introduction Introduction Deal/Grove (Kinetic) Model Deal/Grove (Kinetic) Model Impurity Redistribution Impurity Redistribution  Masking Properties of SiO 2 Oxide Quality Oxide Quality Oxide Thickness Measurement Oxide Thickness Measurement

Oxides as Dopant Masks SiO 2 can provide a selective mask against diffusion at high temperatures. Oxides used for masking are ~  m thick. Dopants Diffusion Constants at 1100 o C (cm 2 /s) B 3.4 × – 2.0 × Ga 5.3 × P 2.9 × – 2.0 × As 1.2 × – 3.5 × Sb 9.9 ×

SiO 2 Masks for B and P

Outline Introduction Introduction Deal/Grove (Kinetic) Model Deal/Grove (Kinetic) Model Impurity Redistribution Impurity Redistribution Masking Properties of SiO 2 Masking Properties of SiO 2  Oxide Quality Oxide Thickness Measurement Oxide Thickness Measurement

Dry vs. Wet Oxides Wet oxides are usually used for masking SiO 2 growth rate is much higher when water is the oxidant. Dry oxidation results in a higher quality oxide that is denser and has a higher breakdown voltage (5 – 10 MV/cm). Thin gate oxides in MOS devices are usually formed using dry oxidation.

Oxide Charge Definitions 1.Interface trapped charge (Q it ): located at Si/SiO 2 interface 2.Fixed oxide charge (Q f ): positive charge located within 3nm of Si/SiO 2 interface 3.Oxide trapped charges ( Q ot ): associated with defects in the SiO 2 4.Mobile ionic charges (Q m ): result from contamination from Na or other alkali ions

Oxide Charge Locations

Outline Introduction Introduction Deal/Grove (Kinetic) Model Deal/Grove (Kinetic) Model Impurity Redistribution Impurity Redistribution Masking Properties of SiO 2 Masking Properties of SiO 2 Oxide Quality Oxide Quality  Oxide Thickness Measurement

Color Chart Thickness (  m) Color 0.07Brown 0.31Blue 0.39Yellow 0.41 Light orange 0.47Violet Not very accurate Colors repeat periodically at higher thicknesses

Profilometry Requires a step feature Accurate for thicknesses in 100 nm – 0.5  m range

Ellipsometry Polarization changes are a function of optical properties, thickness, and wavelength and angle of incidence of the light beam. Differences in polarization measured by an ellipsometer, and oxide thickness can be calculated. Polarization changes occur when light is reflected from or transmitted through a medium.