Latent Noise in Schottky Barrier MOSFET

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
Electrical Engineering 2
Spring 2007EE130 Lecture 41, Slide 1 Lecture #41 QUIZ #6 (Friday, May 4) Material of HW#12 & HW#13 (Lectures 33 through 38) –MOS non-idealities, V T adjustment;
Chapter 6 The Field Effect Transistor
Integrated Circuit Devices
Lecture #6 OUTLINE Carrier scattering mechanisms Drift current
Spring 2007EE130 Lecture 13, Slide 1 Lecture #13 ANNOUNCEMENTS Quiz #2 next Friday (2/23) will cover the following: – carrier action (drift, diffusion,
Lecture 11: MOS Transistor
Metal Semiconductor Field Effect Transistors
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Section 12: Intro to Devices
The metal-oxide field-effect transistor (MOSFET)
Spring 2007EE130 Lecture 10, Slide 1 Lecture #10 OUTLINE Poisson’s Equation Work function Metal-Semiconductor Contacts – equilibrium energy-band diagram.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Spring 2007EE130 Lecture 30, Slide 1 Lecture #30 OUTLINE The MOS Capacitor Electrostatics Reading: Chapter 16.3.
ECE685 Nanoelectronics – Semiconductor Devices Lecture given by Qiliang Li.
Optional Reading: Pierret 4; Hu 3
Metal-Oxide-Semiconductor Field Effect Transistors
Lecture 19 OUTLINE The MOSFET: Structure and operation
Semiconductor Devices 27
ECE 431 Digital Circuit Design Chapter 3 MOS Transistor (MOSFET) (slides 2: key Notes) Lecture given by Qiliang Li 1.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
EE 466: VLSI Design Lecture 03.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
ECE 342 Electronic Circuits 2. MOS Transistors
Lecture 8 OUTLINE Metal-Semiconductor Contacts (cont’d)
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Integrated Circuit Devices Professor Ali Javey Summer 2009 MS Junctions Reading: Chapter14.
Szu-Wei Huang, C-V Lab, GIEE of NTU 1 黃 思 維 F Graduate Institute of Electronics Engineering National Taiwan University Advanced Multi-Gate Technologies.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Barcelona, 31 May- 2 June Contacts to High-Resistivity Semiconductors Arie Ruzin School of EE, Faculty of Engineering, Tel Aviv University, Israel.
Introduction Trapped Plasma Avalanche Triggered Transit mode Prager
Modeling, Characterization and Design of Wide Bandgap MOSFETs for High Temperature and Power Applications UMCP: Neil Goldsman Gary Pennington(Ph.D) Stephen.
ENE 311 Lecture 9.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 30 Metal-Semiconductor Contacts Real semiconductor devices and ICs always contain.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
Short Channel Effects in MOSFET
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
Influence of carrier mobility and interface trap states on the transfer characteristics of organic thin film transistors. INFM A. Bolognesi, A. Di Carlo.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
Structure and Operation of MOS Transistor
VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.
Lecture 7 OUTLINE Poisson’s equation Work function Metal-Semiconductor Contacts – Equilibrium energy band diagrams – Depletion-layer width Reading: Pierret.
1 Detectors RIT Course Number Lecture N: Lecture Title.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Novel Metal-Oxide-Semiconductor Device
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
MOS Device Physics and Designs Chap. 3 Instructor: Pei-Wen Li Dept. of E. E. NCU 1 Chap 3. P-N junction  P-N junction Formation  Step PN Junction  Fermi.
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Integrated Circuit Devices
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
MOS CAPACITOR Department of Materials Science & Engineering
월 19 일 중간고사 1: 6:00 – 8:00 pm. 2 3 Hybridization of s- and p-states Two s+p bands, lower filled higher empty for Ge, Si Group IV 8.1 Band Structure.
EE130/230A Discussion 10 Peng Zheng.
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
1 High-Performance Schottky Barrier MOSFET Horng-Chih Lin Department of Electronics Engineering & Institute of Electronics National Chiao Tung University.
ECE574 – Lecture 3 Page 1 MA/JT 1/14/03 MOS structure MOS: Metal-oxide-semiconductor –Gate: metal (or polysilicon) –Oxide: silicon dioxide, grown on substrate.
Optional Reading: Pierret 4; Hu 3
Parasitic resistance in MOSFETs
Beyond Si MOSFETs Part 1.
Presentation transcript:

Latent Noise in Schottky Barrier MOSFET UPoN 2008 Latent Noise in Schottky Barrier MOSFET Sheng-Pin Yeh, Chun-Hsing Shih*, Jeng Gong, and Chenhsin Lien Institute of Electronics Engineering, National Tsing Hua University, Taiwan *Department of Electrical Engineering, Yuan Ze University, Taiwan *Email: chshih@saturn.yzu.edu.tw Latent Noise in Schottky Barrier MOSFET UPoN 2008

Latent Noise in Schottky Barrier MOSFET Necessity of Metallic Source/Drain I-V Curves of SBMOS Noise in SBMOS and MOSFET Latent Noise Mechanisms in SBMOS Summary Latent Noise in Schottky Barrier MOSFET UPoN 2008

Necessity of Metallic Source/Drain Xj Rsd Gate S/D Gate Length SDE Resistance SDE Depth Source: ITRS Unacceptable SDE resistance will limit the use of impurity doped S/D Latent Noise in Schottky Barrier MOSFET UPoN 2008

Recent Research of SBMOS Eliminating the limits on the dopant source/drain junctions makes metallic S/D SBMOS as one of the most attracting candidates for use in future CMOS devices. Latent Noise in Schottky Barrier MOSFET UPoN 2008

Latent Noise in Schottky Barrier MOSFET Necessity of Metallic Source/Drain I-V Curves of SBMOS Noise in SBMOS and MOSFET Latent Noise Mechanisms in SBMOS Summary Latent Noise in Schottky Barrier MOSFET UPoN 2008

SBMOS vs. MOSFET (Drain Current) Lg = 90 nm, Tox = 2.5 nm, SBH = 0.4 eV SBMOS suffers from potential constraints on the drain currents because of its unique Schottky barrier source/drain junctions. Latent Noise in Schottky Barrier MOSFET UPoN 2008

SBMOS vs. MOSFET (Energy Band Diagrams) Thermal Emission Vg= 0V Vg= 0V e- e- φBn SB Tunneling Vg= 1V Vg= 1V Vd= 1V Vd= 1V In SBMOS, carriers can thermonicly emit over or laterally tunnel through Schottky barrier to contribute drain current. Unique Impact Ionization is observed in SBMOS. Latent Noise in Schottky Barrier MOSFET UPoN 2008

Ambipolar Conduction SBMOS presents the ambipolar conduction as a function of gate voltage. At a negative bias, holes can also pass through the drain Schottky barrier, forming a hole channel, yielding an undesirable drain current. And, SBH must be minimized. Latent Noise in Schottky Barrier MOSFET UPoN 2008

Dopant Segregated Schottky Barrier MOSFET (DS-SBMOS) Inserting a heavily doped segregation layer effectively modifies the Schottky barriers to increase the driving current and suppress the ambipolar behavior. Latent Noise in Schottky Barrier MOSFET UPoN 2008

Interface States Generated during Metal Silicidation Formation of the metallic source/drain using silicidation brings about interface states and noise sources. Importantly, trap and detrap depend on Vg and SBH. Drain Hole Latent Noise in Schottky Barrier MOSFET UPoN 2008

Latent Noise in Schottky Barrier MOSFET Necessity of Metallic Source/Drain I-V Curves of SBMOS Noise in SBMOS and MOSFET Latent Noise Mechanisms in SBMOS Summary Latent Noise in Schottky Barrier MOSFET UPoN 2008

Noise in Conventional MOSFETs For MOSFETs Drain current fluctuates due to variations of Number of inversion charge density ∆Qi <traps in gate oxide> (and number of inversion carriers in channel ∆N=WL∆ Qi) Effective channel mobility ∆μeff <phonon scattering> Latent Noise in Schottky Barrier MOSFET UPoN 2008

Unique Noise in Schottky Barrier MOSFET NMOS, p-Si T. Asano, Jpn. J. Appl. Phys., 2002, p. 2306. Observations: 1. More Noisy in SBMOS than MOSFET 2. Unique noise observed in different metals silicidation SBMOS (SBH: PtSi = 0.85 eV, NiSi = 0.65 eV for electron) Latent Noise in Schottky Barrier MOSFET UPoN 2008

Unique Noise in Schottky Barrier MOSFET (Cont.) PMOS M. V. Haartman, ICNF 2005, p. 307. Observations: 1. More Noisy in SBMOS (PMOS), SBH: NiSi = 0.45 eV for hole 2. Strong dependence of noise on gate bias Latent Noise in Schottky Barrier MOSFET UPoN 2008

Latent Noise in Schottky Barrier MOSFET Necessity of Metallic Source/Drain I-V Curves of SBMOS Noise in SBMOS and MOSFET Latent Noise Mechanisms in SBMOS Summary Latent Noise in Schottky Barrier MOSFET UPoN 2008

Noise Mechanisms in SBMOS: at Silicon Surface φBn Vg= 0V Vg= 1V Vd= 1V e- Mechanisms: 1. Number Fluctuation <traps in gate oxide> 2. Mobility Fluctuation <phonon scattering> 3. But with unique impact ionization in Source Latent Noise in Schottky Barrier MOSFET UPoN 2008

Noise Mechanisms in SBMOS: at Source φBn Interface States EC EF EV EFi Schottky Source Si Vg Mechanisms: 1. Trap levels in Schottky barrier contact (SBH and Gate bias dependent) 2. Trap levels in substrate metallic Source contact (SBH and substrate bias dependent) 3. Different in DS-SBMOS and SBMOS Latent Noise in Schottky Barrier MOSFET UPoN 2008

Noise Mechanisms in SBMOS: at Drain 1. Trap levels in channel and substrate metallic (Schottky barrier) contact (SBH and bias dependent) 2. Noise generations in Drain is different to those in Source due to ambipolar conduction. Latent Noise in Schottky Barrier MOSFET UPoN 2008

Noise Problems in SBMOS Latent Noise in Schottky Barrier MOSFET UPoN 2008

Summary Eliminating the limits on the dopant junctions makes SBMOS as one of the most attracting candidates for future CMOS devices, while SBMOS suffers from potential problems on its unique Schottky barrier junctions. Schottky barrier MOSFETs present particular ambipolar conduction as a function of gate voltage. Formation of the metallic source/drain using metals silicidation brings about interface states and noise sources. Unique noises in SBMOS were observed. Proposed noise mechanisms in SBMOS are presented. Proper noise behavior and mechanisms in SBMOS require further thorough investigations. Latent Noise in Schottky Barrier MOSFET UPoN 2008