- Faculty of Engineering Integrated Circuits Laboratory 28-June-2003 Integrated RF Receivers Design Issues Presented by: Sameh Assem Ibrahim.

Slides:



Advertisements
Similar presentations
Chapter Six: Receivers
Advertisements

RF Transmitters Architectures for Integration and Multi-Standard Operation Terry Yao ECE 1352.
RF MICROELECTRONICS BEHZAD RAZAVI
Communication Circuits Research Group
Why Not Go Directly to Digital in Cellular Radios, and Connect the A/D to the Antenna? Paul C. Davis (Retired from Bell Labs)
Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.
System R&D on Multi-Standard RF Transceiver for 3G and beyond Advanced System Technology.
Built-In Self-Test for Radio Frequency System-On-Chip Bruce Kim The University of Alabama.
A System Level Design for a Bluetooth Front-end Receiver Group #789 Supervisor Angela Lin Shekar Nethi Shadi Tawfik Jan H. Mikkelsen January 9, 2004 AALBORG.
A Digitally Programmable Polyphase Filter for Bluetooth By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department.
RF Reconfiguration and Testing Rashad Ramzan and Jerzy Dabrowski Linköping University Dept. of Electrical Engineering SE Linköping, Sweden.
A FULLY INTEGRATED MOS-C CURRENT-MODE IF FILTER FOR BLUETOOTH by Hussain Alzaher Electrical Engineering Department King Fahd University of Petroleum &
Receiver TDP Report to US SKA Consortium Nov 17, 2008, Emphasis in Caltech TDP Meeting the 35K Tsys goal,
Mid-Semester Design Review High Frequency Radio with BPSK Modulation.
Integrated Circuits Design for Applications in Communications Dr. Charles Surya Department of Electronic and Information Engineering DE636  6220
Ultra-Wideband Research and Implementation By Jarrod Cook and Nathan Gove Advisors: Dr. Brian Huggins Dr. In Soo Ahn Dr. Prasad Shastry.
A CMOS Low Power Current-Mode Polyphase Filter By Hussain Alzaher & Noman Tasadduq King Fahd University of Petroleum & Minerals KFUPM, Department of Electrical.
FM Transmitter. FM Modulation using VCO V in f out - Gain of VCO - Free Running Frequency of VCO Corresponding DC bias [1]
Transmitter and Receiver System Parameters
Introduction to RFIC receiver architecture Special Topics in Computers and Circuits 30(Wed), March, Min, Kyungsik.
2.4-GHZ RF TRANSCEIVER FOR IEEE B WIRELESS LAN UF# UF#
6 Receivers.
Wireless Transceiver RF Front-Ends An overview of the main architectures in RF front-end design Fraidun Akhi April 1, 2003 Electrical and Computer Engineering.
ECE1352F University of Toronto 1 60 GHz Radio Circuit Blocks 60 GHz Radio Circuit Blocks Analog Integrated Circuit Design ECE1352F Theodoros Chalvatzis.
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
Outline Direct conversion architecture Time-varying DC offsets Solutions on offset Harmonic mixing principle FLEX pager receiver Individual receiver blocks.
Galaxy H/W Training - GPRS RF Part ASUS RD Division IA Department HW-2 Group Alan Lin 2006/01/23.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
1 Chapter 1 Introduction to Communications Circuits.
New MMIC-based Millimeter-wave Power Source Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Shou-Hsien Weng, Ho-Yeh Chang (NCUEE),
1 A 56 – 65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS Chan, W.L.; Long, J.R.; Solid-State Circuits, IEEE Journal of.
Leakage Power Minimization in Ultra-wideband (UWB) Communications Circuits Edgar Wangolo.
Design of a GHz Low-Voltage, Low-Power CMOS Low-Noise Amplifier for Ultra-wideband Receivers Microwave Conference Proceedings, APMC 2005.
1.  Why Digital RF?  Digital processors are typically implemented in the latest CMOS process → Take advantages scaling. (e.g. density,performance) 
Transformer Based Oscillators
Grant Hodgson G8UBN New Microwave Transverter Concepts.
A Ku-Band Interference-Rejection CMOS Low-Noise Amplifier Using Current-Reused Stacked Common-Gate Topology Adviser : Zhi-Ming Lin Postgraduate : Chia-Wei.
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
A CMOS VCO with 2GHz tuning range for wideband applications Speaker : Shih-Yi Huang.
A 1.5-V 6-10-GHz Low LO-Power Broadband CMOS Folded-Mirror Mixer for UWB Radio H.-W. Chung, H.-C. Kuo, and H.-R. Chuang Institute of Computer and Communication.
Final Project in RFCS in the MINT Program of the UPC by Sven Günther
Virginia Polytechnic Institute and State University Bradley Department of Electrical and Computer Engineering 1.
A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity Yoon, J.; Kim, H.; Park, C.; Yang, J.; Song, H.; Lee, S.; Kim, B.; Microwave Theory.
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
ECE 4710: Lecture #17 1 Transmitters  Communication Tx  generate modulated signal s(t) at the carrier frequency f c from the modulating information signal.
A 90nm CMOS Low Noise Amplifier Using Noise Neutralizing for GHz UWB System 指導教授:林志明 教授 級別:碩二 學生:張家瑋 Chao-Shiun Wang; Chorng-Kuang Wang; Solid-State.
Complementary Code Keying with PIC based microcontrollers for The Wireless Radio Communications.
8GHz, lV, High Linearity, Low Power CMOS Active Mixer Farsheed Mahrnoudi and C. Andre T. Salama The Edward S. Rogers Sr. Department of Electrical & Computer.
LC Voltage Control Oscillator AAC
Simplified Transceiver Architecture. Role of a Transmitter 0 90 A D A D HPMX-2007 The lkhefw wlkhq wilehr wejklh wajkhrqwilu wae. esjlkh qwh wlh lihewrw.
Phan Tuan Anh Dec Reconfigurable Multiband Multimode LNA for LTE/GSM, WiMAX, and IEEE a/b/g/n 17 th IEEE ICECS 2010, Athens, Greece.
Integrated receivers for mid-band SKA Suzy Jackson Engineer, Australia Telescope National Facility SKADS FP6 Meeting – Chateau de Limelette – 4-6 November,
University of Toronto - Chihou Lee UltraWideBand a.k.a. UWB Chihou Lee : ECE1352 : December 2003.
MMIC design activities at ASIAA Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Ho-Yeh Chang (NCUEE), Ping-Cheng Huang, Che-Chung.
1 A Literature Review About Q-enhancement Filter design.
˜ SuperHeterodyne Rx ECE 4710: Lecture #18 fc + fLO fc – fLO -fc + fLO
By Sewvanda Hewa Thumbellage Don, Meshegna Shumye, Owen Paxton, Mackenzie Cook, Jonathon Lee, Mohamed Khelifi, Rami Albustami, Samantha Trifoli 1.
May11th 2005 Doc: IEEE a Ismail Lakkis, Saeid Safavi, Wideband Access Inc. SlideTG4a1 Project: IEEE P Working Group for Wireless.
Communication Systems
STUT Adviser :Hon Kuan Reporter : Wen-Lang Chen Date : 12/01/2008 A UWB FILTER USING MIXED OPEN STUBS TO SUPPRESS HARMONIC RESPONSE.
Mackenzie Cook Mohamed Khelifi Jonathon Lee Meshegna Shumye Supervisors: John W.M. Rogers, Calvin Plett 1.
Eeng Chapter4 Transmitters and Receivers  Generalized Transmitters  AM PM Generation  Inphase and Quadrature Generation  Superheterodyne Receiver.
April 12 | Comparison of Sophisticated Synthesizer Concepts and Modern Step Attenuator Implementations | 2 Comparison of Sophisticated Synthesizer Concepts.
Integrated Phased Array Systems in Silicon
Introducing: LTC5553 A 3GHz to 20GHz Microwave Mixer with Integrated LO Buffer ©2017 Analog Devices, Inc. All rights reserved.
A 3.1–10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused Technique Microwave and Wireless Components Letters, IEEE Volume 17,  Issue.
5.8GHz CMOS 射頻前端接收電路 晶片設計實作 5.8GHz CMOS Front-End Circuit Design
Low IF topologies for fully integrated receivers
Receiver Architecture
Presentation transcript:

- Faculty of Engineering Integrated Circuits Laboratory 28-June-2003 Integrated RF Receivers Design Issues Presented by: Sameh Assem Ibrahim

- 2/24 Faculty of Engineering Integrated Circuits Laboratory Outline RF Receiver ArchitecturesRF Receiver Architectures The Proposed ArchitectureThe Proposed Architecture Image RejectionImage Rejection Sensitivity to Process VariationsSensitivity to Process Variations ReferencesReferences

- Faculty of Engineering Integrated Circuits Laboratory 28-June-2003 RF Receiver Architectures

- 4/24 Faculty of Engineering Integrated Circuits Laboratory Super-Heterodyne Receiver RF Receiver Architectures Block Diagram

- 5/24 Faculty of Engineering Integrated Circuits Laboratory Super-Heterodyne Receiver High selectivity High selectivity High sensitivity High sensitivity Most widely used in discrete implementations Most widely used in discrete implementations  Difficult to integrate  Very high Q filters are required RF Receiver Architectures Advantages and Disadvantages

- 6/24 Faculty of Engineering Integrated Circuits Laboratory Homodyne Receiver RF Receiver Architectures Block Diagram

- 7/24 Faculty of Engineering Integrated Circuits Laboratory Homodyne Receiver High integratability High integratability No need for high image rejection ratios No need for high image rejection ratios  DC offsets  Back radiation  High flicker noise  Need for high I-Q matching accuracy RF Receiver Architectures Advantages and Disadvantages

- 8/24 Faculty of Engineering Integrated Circuits Laboratory RF Receiver Architectures Low-IF Receiver Block Diagram

- 9/24 Faculty of Engineering Integrated Circuits Laboratory Low-IF Receiver High integratability High integratability No DC offset problems No DC offset problems No flicker noise No flicker noise The best candidate for modern integrated receivers The best candidate for modern integrated receivers  Need for high I-Q matching accuracy RF Receiver Architectures Advantages and Disadvantages

- Faculty of Engineering Integrated Circuits Laboratory 28-June-2003 Image Rejection

- 11/24 Faculty of Engineering Integrated Circuits Laboratory The Choice of IF Precaution 1 Image Rejection I PP PPF Notch Filter PP Divider Image-reject PLL Q LNA LO f rf f lo1 f lo2 f if =f rf -(f lo1 +f lo2 ) f image =2(f lo1 +f lo2 )- f rf f rf f lo1 +f lo2 f if f image f rf f lo1 +f lo2 f if f image

- 12/24 Faculty of Engineering Integrated Circuits Laboratory The Use of Polyphase Filters Image Rejection Precaution 2 Real Signals: f f LO -f LO f rf f im -f im -f rf f f if -f if f

- 13/24 Faculty of Engineering Integrated Circuits Laboratory The Use of Polyphase Filters Image Rejection Precaution 2 Complex Signals: f -f LO f rf f im -f im -f rf f f if -f if f

- 14/24 Faculty of Engineering Integrated Circuits Laboratory The Use of Polyphase Filters Image Rejection Precaution 2 f if -f if f f if -f if f Active Polyphase Filter Bandpass filter Preferred at low frequencies Can be used for channel selection Passive Polyphase Filter Bandstop filter Preferred at high frequencies

- 15/24 Faculty of Engineering Integrated Circuits Laboratory The Use of Polyphase Filters Image Rejection Precaution 2 I PP PPF Notch Filter PP Divider Image-reject PLL Q LNA LO PassiveActive

- 16/24 Faculty of Engineering Integrated Circuits Laboratory LNA with a Notch Filter [6] Precaution 3 Image Rejection

- Faculty of Engineering Integrated Circuits Laboratory 28-June-2003 Sensitivity to Process Variations

- 18/24 Faculty of Engineering Integrated Circuits Laboratory The Use of Polyphase Filters Sensitivity to Process Variations Precaution 1 Sensitivity analysis for passive polyphase filters [9]

- 19/24 Faculty of Engineering Integrated Circuits Laboratory The Use of Polyphase Filters Sensitivity to Process Variations Precaution 1 Sensitivity analysis for active polyphase filters

- 20/24 Faculty of Engineering Integrated Circuits Laboratory The Use of Polyphase Quadrature Generators Sensitivity to Process Variations Precaution 2 I PP PPF Notch Filter PP Divider Image-reject PLL Q LNA LO

- 21/24 Faculty of Engineering Integrated Circuits Laboratory Sensitivity to Process Variations Precaution 2 The Use of Polyphase Quadrature Generators Sensitivity analysis for polyphase quadrature generators [9]

- 22/24 Faculty of Engineering Integrated Circuits Laboratory The Use of Double Quadrature Down Conversion (DQDC) [7] Sensitivity to Process Variations Precaution 3 I PP PPF Notch Filter PP Divider Image-reject PLL Q LNA LO

- 23/24 Faculty of Engineering Integrated Circuits Laboratory Sensitivity to Process Variations Precaution 3 The Use of Double Quadrature Down Conversion (DQDC) [7] SQDC More affected by quadrature inaccuracy DQDC Less affected by quadrature inaccuracy Example: to reach 60 dB IRR 3% quadrature accuracy is enough for DQDC whereas 0.1 % is required for SQDC

- 24/24 Faculty of Engineering Integrated Circuits Laboratory References 1. A. A. Abidi, "Direct conversion radio transceivers for digital communications," IEEE J. Solid-State Circuits, vol. 30, pp , Dec J. Crols and M. Steyaert, "A single-chip 900-MHz CMOS receiver front-end with a high-performance low-IF topology," IEEE J. Solid-State Circuits, vol. 32, pp , Dec S. Jantzi and Adel S. Sedra, " Quadrature bandpass ΔΣ modulation for digital radio," IEEE J. Solid- State Circuits, vol. 30, pp , Dec J. Rudell and P. Gray, "A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications," IEEE J. Solid-State Circuits, vol. 32, pp , Dec S. Tadjpour and A. Abidi, "A 900 MHz dual conversion low-IF GSM receiver in 0.35 µm CMOS," IEEE J. Solid-State Circuits, vol. 36, pp , Dec H. Rategh and T. Lee, " 5-GHz CMOS wireless LANs," IEEE Transactions on Microwave Theory and Techniques, vol. 50, pp , Jan F. Behbahani and A. Abidi, "CMOS mixers and polyphase filters for large image rejection," IEEE J. Solid-State Circuits, vol. 36, pp , June J. Crols and M. Steyaert, “ CMOS wireless transceiver design”, Kluwer Academic Publishers, S. Galal, “A new front-end architecture for RF single chip communication transcievers”, a thesis for masters degree, 1999