The Road Warrior: first use of the Pulsar for SVT Elena Pedreschi, Marco Piendibene, Franco Spinella The problem: 5/5 + XFT To raise efficiency SVT can.

Slides:



Advertisements
Similar presentations
 Project Overview & System Integration Ted Liu June 11th, 2004 Fermilab, High Rise, Hornet Nest Pulsar Meeting.
Advertisements

22 settembre 2004A. Annovi1 SVT upgrade status A. Annovi - Assisi, 22 settembre 2004.
Commissione Nazionale 1 Castel Gandolfo 11 Set Piano di Calcolo per CDF Run2a Stefano Belforte - INFN Trieste1 Wedge 10: what I have tested Am_test_vme:
JET Algorithm Attila Hidvégi. Overview FIO scan in crate environment JET Algorithm –Hardware tests (on JEM 0.2) –Results and problems –Ongoing work on.
Summary Ted Liu, FNAL Feb. 9 th, 2005 L2 Pulsar 2rd IRR Review, ICB-2E, video: 82Pulsar
1 Pulsar firmware status March 12th, 2004 Overall firmware status Pulsar Slink formatter Slink merger Muon Reces SVT L2toTS Transmitters How to keep firmware.
1 Pulsar firmware status June 11th, 2004 Slink format Transmitter firmware Transmitter firmware status Receiver firmware overview Receiver firmware status.
SVT L.Ristori1 SVT Workshop July 22, 2003 Summary (1) Minimal upgrade for run IIb silicon –Detailed bit level format for hits from HF’s to Mergers needs.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
MICE Tracker Readout Increased Data Readout Rate VLSB Development 16 AFE II t boards 8 Visible Light Photon Counter (VLPC) cassettes 4 cryostats.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
Various Topics Related to FEB Liang Han, Ge Jin University of Science and Technology of China Dec.21,2013.
Inter TEL62 communication M. Raggi, M. Piccini, F. Gonnella 16 th October 2013 TDAQ Working Group Meeting.
HIMALAYA Test Review 16/12/2013 STI Deliverables: D4.1, D4.2 and D4.5.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
SVT workshop October 27, 1998 XTF HB AM Stefano Belforte - INFN Pisa1 COMMON RULES ON OPERATION MODES RUN MODE: the board does what is needed to make SVT.
LECC 2004 – Boston – September 13 th L.Guiducci – INFN Bologna 1 The Muon Sorter in the CMS Drift Tubes Regional Trigger G.M. Dallavalle, Luigi Guiducci,
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.
Gregory PawloskiAugust 22, 2002 MPC Testing Progress.
Cluster Finder Report Laura Sartori (INFN Pisa) For the L2Cal Team Chicago, Fermilab, Madrid, Padova, Penn, Pisa, Purdue.
Technical Part Laura Sartori. - System Overview - Hardware Configuration : description of the main tasks - L2 Decision CPU: algorithm timing analysis.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
17-Aug-00 L.RistoriCDF Trigger Workshop1 SVT: current hardware status CRNowFinal Hit Finders64242 Mergers31616 Sequencers2312 AMboards4624 Hit Buffers21212.
For more information on Pulsar board: Burkard Reisert (FNAL) Nov. 7 th, 2003 PULSAR Production Readiness.
AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.
Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.
Project Overview Ted Liu Fermilab Sept. 27 th, 2004 L2 Pulsar upgrade IRR Review
7/20/04Director's Review - SVT Upgrade1 Silicon Vertex Trigger (SVT) Upgrade J. Adelman, I. Furic, Y.K. Kim, M. Shochet, U.K. Yang (Chicago) T. Liu (Fermilab)
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
Pulsar Status For Peter. L2 decision crate L1L1 TRACKTRACK SVTSVT CLUSTERCLUSTER PHOTONPHOTON MUONMUON Magic Bus α CPU Technical requirement: need a FAST.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
The SVT Bypass (not for review) 1.Hardware description; 2.Possible applications; 3.Technical feasibility; 4.Hardware requirements/needs; estimate on firmware/software.
SVT workshop October 27, 1998Stefano Belforte - INFN Pisa1 SVT Vertical Slice Test Goals Schedule Hardware to be tested Software  pre-existing  developed.
L2toTS Status and Phase-1 Plan and Pulsar S-LINK Data Format Cheng-Ju Lin Fermilab L2 Trigger Upgrade Meeting 03/12/2004.
L2 CAL Status Vadim Rusu For the magnificent L2CAL team.
XTRP Software Nathan Eddy University of Illinois 2/24/00.
Straw readout status Status and plans in Prague compared with situation now Choke and error Conclusions and plans.
Performances of the upgraded SVT The Silicon Vertex Trigger upgrade at CDF J.Adelman 1, A.Annovi 2, M.Aoki 3, A.Bardi 4, F.Bedeschi 4, S.Belforte 5, J.Bellinger.
CMM++ activities at MSU Y. Ermoline et al. Level-1 Calorimeter Trigger Joint Meeting, CERN, 13 – 17 September 2010.
November 15, 2005M Jones1 Track Lists in Level 2 Outputs from SLAM provide lists of tracks faster than the current path to SVT and Level 2 via XTRP Sparsify.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
Many LAV stations in digital trigger Francesco Gonnella Photon-Veto Working Group CERN – 03/02/2015.
I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.
FTK high level simulation & the physics case The FTK simulation problem G. Volpi Laboratori Nazionali Frascati, CERN Associate FP07 MC Fellow.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
Calliope-Louisa Sotiropoulou FTK: E RROR D ETECTION AND M ONITORING Aristotle University of Thessaloniki FTK WORKSHOP, ALEXANDROUPOLI: 10/03/2014.
Firmware development for the AM Board
IAPP - FTK workshop – Pisa march, 2013
Initial check-out of Pulsar prototypes
The Associative Memory – AM = Bingo
Alberto Valero 17 de Diciembre de 2007
* Initialization (power-up, run)
Sector logic firmware and G-link Merger board designs
Pending technical issues and plans to address and solve
SLP1 design Christos Gentsos 9/4/2014.
CMS EMU TRIGGER ELECTRONICS
Pulsar WG Meeting (C-J Lin)
eXtremely Fast Tracker; An Overview
Implementation of the Jet Algorithm ATLAS Level-1 Calorimeter Trigger
PID meeting Mechanical implementation Electronics architecture
The Road Warrior: first use of the Pulsar for SVT
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
XFT2B: Plans and Tasks XFT Workshop FNAL 19 December 2003; p.1.
Presentation transcript:

The Road Warrior: first use of the Pulsar for SVT Elena Pedreschi, Marco Piendibene, Franco Spinella The problem: 5/5 + XFT To raise efficiency SVT can run in 4/5 mode + XFT. But … the tracks with all the 5/5 hits come outs from the AM 6 times … The TF receives each track and process it -> replicate tracks are processed 6 times -> this takes to much time to make 4/5 mode usable One possible solution is to flag each replicated track, so that the TF can skip it. The Road Warrior firmware, implemented in the Pulsar, performs this function

How it is done ? We implement a pseudo-CAM (or a simple AM) : I LAYER XFT II LAYER III LAYER IV LAYER V LAYER ROAD PHI ROAD-PACKET: I LAYERII LAYERIII LAYERIV LAYERV LAYERXFT I LAYERII LAYERIII LAYERIV LAYERV LAYERXFT I LAYERII LAYERIII LAYERIV LAYERV LAYERXFT I LAYERII LAYERIII LAYERIV LAYERV LAYERXFT I LAYERII LAYERIII LAYERIV LAYERV LAYERXFT IF MATCH = 1 : PHI = 0xF ELSE STORE TMP_WORD TO NEXT AVAILABLE AM PATTERN OUT TO TF STORE EACH HIT IN A TMP REGISTER, IN THE RIGHT POSITION MATCH IF : AT LEAST 4/5 HITS + XFT 1 0

The logic is implemented in the Pulsar control FPGA The CAM is 64 words x 108 bits (64 is the maximum number roads/event) It is organized as a 3-stage pipeline The clock runs at 30 Mhz Works without adding any delay, except 3 clocks latency Implements a VME interface, copied from Muon pulsar firmware (thx Sakari) Through VME it is possible to choose a pass-through mode or rw mode Only 13 % of the control FPGA is used Testbench: we use an SVT merger as data generator and receiver. We use some standard SVT code (svtvme) to run the test The behavioural firmware has been simulated through Modelsim-Linux + Synopsys smart-model (for the FIFO model) Test: started 2 days ago, thanks to Ted help. The firmware seems working except some minor details

PLANS: We hope to finalize the version 1 test next week Some modifications to the firmware are foreseen: test mode, spy buffers etc (version2 ) Early next year we plan to install 12 pulsars in the SVT crates (one for each silicon wedge) A road warrior board could be inserted immediately after the AM: big SRAM required The HB + AMS + RW boards could be merged together to one single pulsar. Again a big SRAM is required (and a big amount of VHDL work … )