Laser-Assisted Direct Imprint (LADI) Technology S. Y. Chou, C. Keimel, and J. Gu, Ultrafast and direct imprint of nanostructures in silicon, Nature, 417.

Slides:



Advertisements
Similar presentations
6.1 Transistor Operation 6.2 The Junction FET
Advertisements

Polycrystalline Solar Panels
FABRICATION PROCESSES
Xiaogan Liang, Keith J. Morton, Robert H. Austin, and Stephen Y. Chou Nano Lett., 2007, 7 (12),
WP4 Organic crystal deposition Mojca Jazbinsek Rainbow Photonics AG SOFI meeting Karlsruhe
Formation of pn junction in deep silicon pores September 2002 By Xavier Badel, Jan Linnros, Martin Janson, John Österman Department of Microelectronics.
Silicon Nanowire based Solar Cells
ECE/ChE 4752: Microelectronics Processing Laboratory
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Diamonds at CHESS and BNL report from meeting with BNL Instrumentation group working to produce thin diamond monocrystals for use as a fast electron multiplier.
Top-down technique Toshitake Takahashi 03/09/2009 EE235.
Laser etching of GaN Jonathan Winterstein Dr. Tim Sands, Advisor.
Introduction to CMOS VLSI Design Lecture 0: Introduction
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Lecture 7: IC Resistors and Capacitors
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Are you getting the concept? Calculate D a, D l, R d and s g for 1 st order diffraction under optimal conditions for the indicated 0.5 m grating with 100.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
Negative Index/Refraction & Fabrication + Application EE235 2 nd presentation May 4 th, 2009 Jun Rho.
EE235 Class Presentation on Nanoimprint Lithography (Spring 2007) Fabrication of photonic crystal structures on light emitting diodes by nanoimprint lithography.
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
The Deposition Process
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Workshop for NFF Nanoimprint System NFF MA6 Nanoimprint Upgrade.
Introduction Integrated circuits: many transistors on one chip.
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
Ultrafast Experiments Hangwen Guo Solid State II Department of Physics & Astronomy, The University of Tennessee.
Lecture 4 Photolithography.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Resistless Fabrication of Embedded Nanochannels by FIB Patterning, Wet Etching and Atomic Layer Deposition Zhongmei Han Marko Vehkamaki Markku Leskelä.
The physical mechanisms of short-pulse laser ablation D. Von der Linde, K. Sokolowski-Tinten A summary report by Ryan Newson June 25, 2004.
Three Dimensional Photonic Crystals Corey Ulmer. Outline What are Photonic Crystals/Why Important? How They Work Manufacturing Challenges Manufacturing.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Observation of ultrafast nonlinear response due to coherent coupling between light and confined excitons in a ZnO crystalline film Ashida Lab. Subaru Saeki.
Top Down Manufacturing
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Lithography in the Top Down Method New Concepts Lithography In the Top-Down Process New Concepts Learning Objectives –To identify issues in current photolithography.
Low resistance indium tin oxide films on large scale glass substrate 學生 : 葉榮陞 指導老師 : 林克默.
Presented by Darsen Lu (3/19/2007)
2. Design Determine grating coupler period from theory: Determine grating coupler period from theory: Determine photonic crystal lattice type and dimensions.
1 Enhanced efficiency of GaN-based light-emitting diodes with periodic textured Ga-doped ZnO transparent contact layer 指導教授 : 管 鴻 (Hon Kuan) 老師 學生 : 李宗育.
CMOS VLSI Fabrication.
Questions/Problems on SEM microcharacterization Explain why Field Emission Gun (FEG) SEM is preferred in SEM? How is a contrast generated in an SEM? What.
Choice of Silicon Etch Processes for Opto- and Microelectronic Device Fabrication using Inductively Coupled Plasmas Colin Welch, Andrew Goodyear, Gary.
CMOS FABRICATION.
Field Effect Transistor (FET)
Chieh Chang EE 235 – Presentation IMarch 20, 2007 Nanoimprint Lithography for Hybrid Plastic Electronics Michael C. McAlpine, Robin S. Friedman, and Charles.
Deposition Techniques
Lecture 2 Fundamentals of Multiscale Fabrication
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Prof. Jang-Ung Park (박장웅)
Lithography.
UV-Curved Nano Imprint Lithography
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
Date of download: 11/8/2017 Copyright © ASME. All rights reserved.
Chapter 1 & Chapter 3.
A C B D 1. Read the information about different sorts of microscope.
SILICON MICROMACHINING
IC Fabrication Overview Procedure of Silicon Wafer Production
CSE 87 Fall 2007 Chips and Chip Making
Presentation transcript:

Laser-Assisted Direct Imprint (LADI) Technology S. Y. Chou, C. Keimel, and J. Gu, Ultrafast and direct imprint of nanostructures in silicon, Nature, 417 (2002) Yingqi Jiang

Outline Fabrication process Experimental results Technology features – Quartz mould – Laser beam fluence – Surface monitoring Applications Summary

Fabrication process a) Quartz mould is brought into contact with the silicon substrate with external force. b) XeCl (308 nm wavelength) excimer laser pulse (20 ns pulse width) melts a thin surface layer of Si. c) Molten silicon is embossed in the liquid phase. d) Silicon rapidly solidifies. e) The mould and silicon substrate are separated, leaving a negative profile of the mould.

Experimental result (I)——Prototype Scanning electron microscope (SEM) images. a, The mould after the two LADI processes showing no visible damage. b, A uniform 300 nm period silicon grating patterned by LADI. The grating has 140 nm linewidth and is 110 nm deep. 2μm2μm500nm Quartz Mould Imprinted silicon substrate (a)(b)

Experimental results (II)——10nm resolution SEM image of the cross-section of samples patterned using LADI. a, A quartz mould. b, Imprinted patterns in silicon. The imprinted silicon grating is 140 nm wide, 110 nm deep and has a 300 nm period, an inverse of the mould. We note that the 10 nm wide and 15 nm tall silicon lines at each top corner of the silicon grating are the inverted replicas of the small notches on the mould (the notches were caused by the reactive ion etching trenching during mould fabrication). This indicates the sub-10-nm resolution of the LADI process.

Technology features Direct imprint – Only one step! No etching to generate the final structures Rapid process – The embossing time is less than 250 ns. High resolution – molten silicon has a viscosity of cm 2 s -1, which is one- third that of water (0.01 cm 2 s -1 ). This low viscosity enables the molten silicon to flow rapidly into all crevasses, filling them completely and conforming to the mould. – A variety of structures with resolution better than 10 nm have been imprinted

Features (cont.)——Quartz Mould Feasibility – Quartz has a melting temperature over 200 o C higher than Si (quartz is used as the crucible material in Si-melting ——Data and icture from wikipedia – Quartz does not absorb the laser energy because it has a bandgap larger than the photon energy (93% measured transmittance) – Quartz conducts heat much less well—two orders of magnitude more poorly—than Si. Pre-fabrication method – Fused quartz, 1.5mm×1.5mm, and 1mm thick – Conventional nanoimprinting + RIE Feasibility – Quartz has a melting temperature over 200 o C higher than Si (used in Si-melting furnaces)

Features (cont.)——Laser beam fluence Low fluence – a fluence lower than 0.8 J cm -2 does not melt the silicon surface High fluence – a fluence higher than 2 J cm -2, laser ablation of silicon will occur Final choice: – a laser pulse of 20 ns duration and 1.6 J cm -2 fluence melts a silicon surface sufficiently without ablation. earch/index.html

Features (cont.)——Monitoring of the melting of silicon surface Method – Measuring the time-resolved reflectivity of a HeNe laser beam (wavelength λ= 633 nm) from the silicon surface. solidifying melting saturating Principle – The silicon theoretically starts to melt immediately in less than picoseconds after the laser hit the surface. – When silicon melts, it changes from a semiconductor to a metal, hence its surface reflectivity to visible light increases by about a factor of two. Melting depth – On the basis of theoretical calculations and the melting depths experiments, the melting depth was estimated to be about 280 nm.

Applications LADI can be extended to large areas, other materials, and other processes. – Pattern areas as large as a whole wafer (4” or 8”), or a 1”- square die (that die can be used to cover an entire wafer by step and repeat), – Used for other materials beyond crystalline silicon and polysilicon (gates of MOSFETs). – Help to crystallize polysilicon further. – Well suited for three-dimensional patterning – Unique method to fill tiny holes in a dielectric (for example, SiO 2 ) with silicon and a unique means of flattening the surface of a semiconductor deposited on a dielectric.(Both are difficult issues in integrated circuit fabrication.) – …

Summary Demonstrate a rapid technique ——Laser-Assisted Direct Imprint (LADI) technology——for patterning nanostructures in silicon that does not require etching. Experimentally show the intriguing characteristics of LADI such as sub-10-nm resolution, sub-250-ns processing time, and excellent imprint of large isolated patterns. Analyze three features of LADI technology including quartz mould, laser influence, and surface monitoring.

Thank you for your attention!