Joachim Schultes University of Wuppertal Interlock System DCS Training Session 2.3.

Slides:



Advertisements
Similar presentations
Alarms and interlocks handling in the FSM environment Hypernet 1.The standardization of the FSM state diagram; 2.The FSM error states and their recovering.
Advertisements

CPV DCS STATUS REPORT Mikhail Bogolyubsky (IHEP, Protvino) Serguei Sadovsky (IHEP, Protvino) CERN, DCS meeting, 30 January, 2007.
HV-LV DCS Workshop – 16/03/2004 G. De Cataldo, A. Franco, A.Tauro - INFN Bari Progress report on the HMPID LV System Cabling and LV sectorsCabling and.
André Augustinus 16 June 2003 DCS Workshop Safety.
The ATLAS Pixel Detector - Introduction -
HV Report F.Cavallari (INFN Roma). High Voltage set-up in M0’ 2 channels each driving 50 crystals (100 APDs) 1 Crate hosting 1 board (final system). 1.
David Emschermann DCS Workshop – PI Heidelberg – 22/01/2007 How to power up the TRD David Emschermann Physikalisches Institut Universität Heidelberg updated.
DCS aspects of TDAQ racks in USA15 and SDX1 Y. Ermoline et al. ATLAS Week, CERN, 15 February 2005.
Pixel Detector Control System 1st training session May 10, 2007 Overview CANbus and ELMB Pixel DCS Computers in the pit ELMB integration ELMB control CAN.
C. Lu, RPC Gas Slow Control Workshop, 7/15/2008, Dongguan, China 1 1 Some thoughts on RPC gas system slow control (Dongguan, 7/15/2008) Changguo Lu Princeton.
Joachim Schultes University of Wuppertal FIT Wiener DCS Training Session 2.1.
3 June 2003U. Frankenfeld1 TPC Detector Control System Status.
System Integration Tool Basic Introduction. „System Integration Tool “2Content I.Nomenclature I.Nomenclature II.Introduction II.Introduction III.Implementation.
Susanne Kersten, Wuppertal University November 21/22, 2013.
Calo Piquet Training Session - Xvc1 ECS Overview Piquet Training Session Cuvée 2012 Xavier Vilasis.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
ECS for Front-End crates MARATON. 2 Introduction Front-End crates are powered by MARATON power supplies, located on the platform, at the back of each.
Towards a Detector Control System for the ATLAS Pixeldetector Susanne Kersten, University of Wuppertal Pixel2002, Carmel September 2002 Overview of the.
MDT PS DCS for ATLAS Eleni Mountricha
SMACS Slow Monitor And Control System Developed system for CDF-TOF proposed for Atlas-MDT/RPC.
S.Sergeev (JINR). Tracker consists of  4 chambers of 4 views each In total ~7200 drift tubes (~450 per view) To be controlled/monitored  HV system.
LKr Calorimeter Control and monitoring R. Fantechi 19/02/2010 R. Fantechi.
Id week, , Kerstin Lantzsch Joachim Schultes University of Wuppertal FSM configuration and functionality - current status - plans.
XXVI Workshop on Recent Developments in High Energy Physics and Cosmology Theodoros Argyropoulos NTUA DCS group Ancient Olympia 2008 ATLAS Cathode Strip.
1 Low Voltage Power Supply Specification DCS Workshop 8 Sept 03 L.Jirden.
ATLAS MDT Power Supply DCS Anastasios Iliopoulos 15/08/2006.
Pixel Systemtest Workshop, , Kerstin Lantzsch Joachim Schultes University of Wuppertal DCS status and experience in the system test.
CEDAR PMT Array DCS (Tim). Summary Summary of DCS monitored parameters based on original scheme – Major part of heat dissipation in electronics / PMTs.
Controls EN-ICE Finite States Machines An introduction Marco Boccioli FSM model(s) of detector control 26 th April 2011.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
André Augustinus 10 March 2003 DCS Workshop Detector Controls Layout Introduction.
Status of the Remote HV System 10 June 2015 TileCal week, upgrade session Roméo Bonnefoy, Romain Madar and François Vazeille ● Summary of performances.
October 9th 2006ALICE WEEK - DCS WorkShop1 DEVICE USER SUPPORT OVERVIEW - Presentation - First Line Support - Reference System - Current Developpement.
André Augustinus 16 June 2003 DCS Workshop General Purpose Monitor.
CERN Single Phase Prototype Initial Discussion on Power/Space Requirements Terri Shaw Neutrino Platform July 30, 2015.
Alice MTR DCS F.Jouve 15 th DCS workshop CERN 13/03/2006 UX-A,B,D Detector PVSS II Detector Ethernet Database(s) OPC client DIM client 1672 Detector ?
1 H C A L S.Sergueev, NEC2001, Varna, September 2001 CMS HCAL Slow Control System for the CMS Hadron calorimeter S.Sergueev, FNAL/JINR CMS HCAL.
GIF++ Control System (GCS) Gilles MAIRE PH-DT-DI1.
R. Boyd 1 February  Dr. M. Saleem  D. Jana  M. R. Meera Labbai  R. Boyd.
DCS Workshop, CERN MARCH ACORDE (Alice Cosmic ray detector) 60 scintillator modules (120 HV channels) Each module will have two scintillator counters.
NA62 straw tracker DCS Straw tracker overview Bulk power supply Power supply distribution and monitoring LV + monitoring HV Temperature monitoring Gas.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
Muon Piquet Training V.0 W Baldini, E.Furfaro, O. Maev June 11-th 2015.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
ATLAS DCS ELMB PRR, CERN, March 2002Fernando Varela ELMB Networks CAN/CANopen Interoperability of the ELMB Usage of the ELMB in ATLAS ELMB Networks Full.
5th March 0718th DCS Workshop1 News on ISEG & WIENER Lionel Wallet, CERN High Voltage, Low Voltage & VME Crate control.
The ATLAS Pixel Detector
目录 8 in 1 Sensor ◆ 8 in 1 Sensor Unique Features ● Built in PIR motion sensor and light intensity sensor ● Built in 2 Dry Input Ports ● Built in 32 Logics.
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
14 February 2007 G. Bohner, R. Bonnefoy, M. Crouau, P. Jacquet, C. Lacan, J. Lecoq, S. Monteil, P. Perret, G. Reinmuth, K. Suchorski LPC Clermont PS Very-Front-End.
1 ECS CALO HV Control CALO Piquet Training Session Anatoli Konoplyannikov /ITEP/ Outline  ECS HV control of the ECAL/HCAL sub-detectors.  Introduction.
1 TRT DCS: Shifter Basics Main goal – make sure TRT Detector is in good condition: - TRT FSM node: state READY and status OK - no alarms in the alarm screen.
ATLAS DCS ELMB PRR, March 4th 2002, H.J.Burckhart1 Embedded Local Monitor Board ELMB  Context  Aim  Requirements  Add-ons  Our aims of PRR.
S.Sergeev (JINR). Tracker consists of  4 stations of 4 views (planes) each In total ~7200 drift tubes (~450 per view) To be controlled/monitored 
T0 DCS Status DCS Workshop March 2006 T.Karavicheva on behalf of T0 team.
DCS workshop,march 10th P.Saturnini, F. Jouve Slow control trigger of the muon arm Muon trigger of the muon arm Low voltage VME Crate External parameters.
E Ethernet C CAN bus P Profibus HV HV cables LV LV cables (+busbar) S Serial (RS232) Signal cable Other/Unknown Liquid or Gas Cable and/or Bus PCI-XYZ.
André Augustinus 17 June 2002 Detector URD summaries or, what we understand from your URD.
DCS Meeting - 17/6/2002 G. De Cataldo, A.Franco - INFN Bari - 1 The implementation of the HMPID DCS in the PVSS-JCOP Framework The Liquid Circulation and.
1 DCS Meeting, CERN (vydio), Jun 25th 2013, A. Cotta Ramusino for INFN and Dip. Fisica FE Preliminary DCS technical specifications (v1.0) for the Gigatracker.
Joachim Schultes University of Wuppertal FIT Iseg DCS Training Session 2.2.
1 COSTING DCS WS L.Jirdén. 2 LAN WAN Storage Configuration DB, Archives FSM servers Terminal servers, ACR consoles, etc Experimental equipment.
20OCT2009Calo Piquet Training Session - Xvc1 ECS Overview Piquet Training Session Cuvée 2009 Xavier Vilasis.
SD-HCAL technological prototype: services Nick Lumb Lyon, 3 February 2011.
Detector Control for the Insertable B-Layer Susanne Kersten Wuppertal University ATLAS Upgrade Workshop, February
ProtoDUNE - SP SLOW CONTROLS MEETING 11/11/2016 CERN – EP/DT
Injectors BLM system: PS Ring installation at EYETS
The IFR Online Detector Control at the BaBar experiment at SLAC
The IFR Online Detector Control at the BaBar experiment at SLAC
Presentation transcript:

Joachim Schultes University of Wuppertal Interlock System DCS Training Session 2.3

DCS Training 2007: Interlock SystemJoachim Schultes Overview Interlock System StructureStructure NumbersNumbersComponents BBIM (Temperature Interlock, see session 1)BBIM (Temperature Interlock, see session 1) PP1 Box (Laser Interlock)PP1 Box (Laser Interlock) BOC-I-Box (Laser Interlock)BOC-I-Box (Laser Interlock) Logic UnitsLogic Units Interlock Distribution BoxInterlock Distribution Box

DCS Training 2007: Interlock SystemJoachim Schultes Interlock System (ATL-IP-ES-0110) TemperatureInterlock LaserInterlock

DCS Training 2007: Interlock SystemJoachim Schultes Overview of Interlock System

DCS Training 2007: Interlock SystemJoachim Schultes User Interface and common User Interface Shortcut on desktop (preferred)Shortcut on desktop (preferred) Additional manager inside the PVSS consoleAdditional manager inside the PVSS console Device Editor Navigator Use of the logical tabUse of the logical tab Click on the entry opens the corresponding panelsClick on the entry opens the corresponding panels General on Interlock Boxes: Channels are latchedChannels are latched Reset: reset the latches (preferred)Reset: reset the latches (preferred) Transparent: no latching (debugging)Transparent: no latching (debugging) Colour code for each monitored output channelColour code for each monitored output channel Test signals for debuggingTest signals for debugging

DCS Training 2007: Interlock SystemJoachim Schultes Laser Safety: PP1-Box and BOC-I-Box BOC-I-Box (one) InputsInputs 5 door switches of the Readout Racks5 door switches of the Readout Racks 2 x 4 I PP1 signals of PP1-Box2 x 4 I PP1 signals of PP1-Box Interlock signals forInterlock signals for 5 x 1 I BOC signal for the two BOC crates inside the readout racks (local)5 x 1 I BOC signal for the two BOC crates inside the readout racks (local) I PP1 signals for the two BOC crates inside the readout racks (remote)I PP1 signals for the two BOC crates inside the readout racks (remote) 5 I BOC signals for PP1-Box and LU5 I BOC signals for PP1-Box and LU PP1-Box (one per counting room) inputsinputs I DSS (ATLAS Detector Safety System)I DSS (ATLAS Detector Safety System) 8 signals from PP1 micro switches8 signals from PP1 micro switches Interlock signals forInterlock signals for 4 I PP1 signals for 14 LU (SC-OLink)4 I PP1 signals for 14 LU (SC-OLink)

DCS Training 2007: Interlock SystemJoachim Schultes User interface for PP1-Box and BOC-I-Box BOC-I-Box (one) Signals of 5 door switches from readout racksSignals of 5 door switches from readout racks 5 I BOC signals to PP1-Box5 I BOC signals to PP1-Box 2 x 4 I PP1 signals from PP1-Box (US and USA)2 x 4 I PP1 signals from PP1-Box (US and USA) PP1-Box (one per counting room) 8 I PP1 signals from PP1 switches8 I PP1 signals from PP1 switches 4 I PP1 outputs to BOC-I-Box4 I PP1 outputs to BOC-I-Box 5 I BOC signals from BOC-I-Box5 I BOC signals from BOC-I-Box 1 I DSS signal1 I DSS signal Channels are latchedChannels are latched Reset: reset the latches (preferred)Reset: reset the latches (preferred) Transparent: no latching (debugging)Transparent: no latching (debugging)

DCS Training 2007: Interlock SystemJoachim Schultes Logic Unit one per Regulator Station (12 read out units)one per Regulator Station (12 read out units) ComponentsComponents FPGA-BlockFPGA-Block 1 FPGA board1 FPGA board 1 Wupp-ELMB1 Wupp-ELMB 2 Latch boards2 Latch boards 3 T-Module blocks3 T-Module blocks 1 Wupp-ELMB1 Wupp-ELMB 2 Latch boards2 Latch boards 12 identical I-Matrix elements12 identical I-Matrix elements

DCS Training 2007: Interlock SystemJoachim Schultes I-Matrix element of the Logic Unit InputsInputs 6(7) x I T_modules  1 x I T_high6(7) x I T_modules  1 x I T_high 1 x I T_optoboard1 x I T_optoboard 7 x I T_PP27 x I T_PP2 1 x I DSS1 x I DSS 1 x I BOC1 x I BOC 1 x I PP11 x I PP1 OutputsOutputs 1 x I HV1 x I HV 1 x I LV_Vdda / I LV_Vdd1 x I LV_Vdda / I LV_Vdd 1 x I SC-OLink1 x I SC-OLink

DCS Training 2007: Interlock SystemJoachim Schultes User interface for Logic Unit Monitors input signals (dots)Monitors input signals (dots) Channels are latchedChannels are latched Reset: reset the latches (preferred)Reset: reset the latches (preferred) Transparent: no latching (debugging)Transparent: no latching (debugging) Disconnected status without InterlockDisconnected status without Interlock A good possibility to recognize disabled channels Interlock Disabled channels (dipp switches) disconnected Interlock FPGA reset

DCS Training 2007: Interlock SystemJoachim Schultes Disabling of interlock channels inside the logic unit Reasons for disabling of interlock channelsReasons for disabling of interlock channels Different modularity (6 or 7 modules)Different modularity (6 or 7 modules) Broken sensors or cableBroken sensors or cable Temperature interlock of regulator stations (I PP2 )Temperature interlock of regulator stations (I PP2 ) 1 dip switches for the 7 temperature sensors inside PP21 dip switches for the 7 temperature sensors inside PP2 Individual FPGA program of Logic unitIndividual FPGA program of Logic unit 1 dip switch for adressing1 dip switch for adressing Temperature interlock of modules (I Tmodule )Temperature interlock of modules (I Tmodule ) 12 dip switches for the 12 read out units12 dip switches for the 12 read out units

DCS Training 2007: Interlock SystemJoachim Schultes Interlock Distribution Box: HV, LV and SC-OLink Interlock Distribution Box: Aim: flexible mapping of Interlock signals to power supply channelsAim: flexible mapping of Interlock signals to power supply channels Inputs for signals of 7 LU (72 channels due to configuration)Inputs for signals of 7 LU (72 channels due to configuration) Channels are latchedChannels are latched Reset: reset the latches (preferred)Reset: reset the latches (preferred) Transparent: no latching (debugging)Transparent: no latching (debugging)IDB-HV Responsible for 5 iseg modulesResponsible for 5 iseg modules 5 x (2 x 8) Outputs5 x (2 x 8) OutputsIDB-LV Responsible for 6 Wiener cratesResponsible for 6 Wiener crates 6 x 12 Outputs6 x 12 OutputsIDB-SC-OLink Responsible for 5 SC-OLink cratesResponsible for 5 SC-OLink crates 5 x (4 x 4) Outputs5 x (4 x 4) Outputs