CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi

Slides:



Advertisements
Similar presentations
Chapter 6 -- Introduction to Sequential Devices. The Sequential Circuit Model Figure 6.1.
Advertisements

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.
COE 202: Digital Logic Design Sequential Circuits Part 1 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
1 Fundamentals of Computer Science Sequential Circuits.
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Digital Electronics Chapter 5 Synchronous Sequential Logic.
Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.
Sequential circuits The digital circuits considered thus far have been combinational, where the outputs are entirely dependent on the current inputs. Although.
Module 12.  In Module 9, 10, 11, you have been introduced to examples of combinational logic circuits whereby the outputs are entirely dependent on the.
Sequential Logic Latches & Flip-flops
1 Sequential Circuits –Digital circuits that use memory elements as part of their operation –Characterized by feedback path –Outputs depend not only on.
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
CENG 241 Digital Design 1 Lecture 9 Amirali Baniasadi
Digital Logic Design CHAPTER 5 Sequential Logic. 2 Sequential Circuits Combinational circuits – The outputs are entirely dependent on the current inputs.
BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.
ETE Digital Electronics
COE 202: Digital Logic Design Sequential Circuits Part 1
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Flip-flops. Outline  Edge-Triggered Flip-flops  S-R Flip-flop  D Flip-flop  J-K Flip-flop  T Flip-flop  Asynchronous Inputs.
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Chap 4. Sequential Circuits
C HAPTER F IVE S YNCHRONOUS S EQUENTIAL L OGIC 1.
ENG241 Digital Design Week #6 Sequential Circuits (Part A)
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.
Topic: Sequential Circuit Course: Logic Design Slide no. 1 Chapter #6: Sequential Logic Design.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Introduction to Sequential Logic
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.
Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.
Synchronous Sequential Logic Part I
5 Chapter Synchronous Sequential Circuits 1. Logic Circuits- Review 2 Logic Circuits Sequential Circuits Combinational Circuits Consists of logic gates.
Sahar Mosleh PageCalifornia State University San Marcos 1 More on Flip Flop State Table and State Diagram.
Chapter 6 – Digital Electronics – Part 1 1.D (Data) Flip Flops 2.RS (Set-Reset) Flip Flops 3.T Flip Flops 4.JK Flip Flops 5.JKMS Flip Flops Information.
Chapter5: Synchronous Sequential Logic – Part 1
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi
Dept. of Electrical Engineering
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
7. Latches and Flip-Flops Digital Computer Logic.
EEE 301 DIGITAL ELECTRONICS
CSE 260 DIGITAL LOGIC DESIGN
CS1103 Arunima Shukla Asim Marchant Urja Kantharia Harsh kosambia Digital Electronics Mini Project.
Sequential Circuits.
Sequential Circuits.
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
Synchronous Sequential Circuits
Flip Flops.
CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits
Flip Flop.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
ECE Digital logic Lecture 16: Synchronous Sequential Logic
Chapter 6 -- Introduction to Sequential Devices
Synchronous Sequential Circuits
Reference: Chapter 5 Sequential Circuits Moris Mano 4th Ediditon
Synchronous sequential
Synchronous Sequential
Presentation transcript:

CENG 241 Digital Design 1 Lecture 8 Amirali Baniasadi

2 Flip-Flops Sequential Circuits use flip-flops as storage elements Flip-Flop is a binary storage device that saves one bit of information The outputs can come from flip-flops or combinational logic Flip-flop inputs come from combinational logic or clock generators

3 Latches Different flip-flops are different based on the number of inputs and how the inputs affect the binary state. Basic types of flip-flops operate with signal levels and are called latches. Example: SR latch

4 SR Latches with NAND gates

5 SR Latches with Control input S and R are allowed to change the flip-flop only when C = 1. If C=0, S and R can’t change output

6 D Latch Want to get rid of the undesirable SR condition where both S and R are 1. Also called a transparent latch

7 D Latch Want to get rid of the undesirable SR condition where both S and R are 1. Also called a transparent latch

8 Graphic symbols for Latches

9 FLIP-FLOPS Many flip-flops are edge triggered: They respond to the input only during transition from 0 to 1 or from 1 to 0.

10 Edge-Triggered D Flip-Flop The output can change only when clock goes from 1 to Data blocked here while CLK =1

11 Edge-Triggered D Flip-Flop The output can change only when clock goes from 1 to Data passes here while CLK =0 1

12 Graphic Symbols

13 Other Flip-Flops zEach flip-flop is made of interconnection of gates. zThe edge-triggered D flip-flop is the most efficient flip-flop since it requires the least number of gates. zOther flip-flops are made using the D flip-flop and extra logic. zTwo flip-flops widely used are the JK and T flip-flop.

14 JK Flip-Flop zThree flip-flop operations: Set, Reset, Complement output. zJK performs all three

15 D = JQ’ + K’Q if J=1, K=0 then D=Q’+Q=1 if J=0, K=1 then D=0 if j =1, K=1 then D = Q’ JK Flip-Flop

16 T Flip-Flop T (Toggle) flip-flop is a complementing one. T flip-flop is obtained from a JK when inputs J and K are tied together.

17 T Flip-Flop If T=0 ( J=K=0) output does not change. If T=1 ( J=K=1) output is complemented. A T flip-flop can also be made of D flip-flop and a XOR. D = T XOR Q = TQ’ + T’Q

18 Characteristic Tables zJK Flip-flop zJ K Q(t+1) z0 0 Q(t) No change z0 1 0 Reset z1 0 1 Set z1 1 Q’(t) Complement

19 Characteristic Tables zD Flip-flop zD Q(t+1) z0 0 Reset z1 1 Set zT Flip-flop zT Q(t+1) z0 Q(t) No change z1 Q’(t) Complement

20 Summary zLatches, Flip-Flops: SR, D, JK and T