TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.

Slides:



Advertisements
Similar presentations
INPUT-OUTPUT ORGANIZATION
Advertisements

Parul Polytechnic Institute
The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
Lecture 07: 8255 PPI Chip. The 80x86 IBM PC and Compatible Computers Chapter PPI Chip PPI: Programmable Parallel Interface (so it is an I/O.
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
The 8085 Microprocessor Architecture. Contents The 8085 and its Buses. The address and data bus ALU Flag Register Machine cycle Memory Interfacing The.
I/O Unit.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Room: Timbalan Pengarah Pusat Komputer Phone: Dr Masri Ayob TK 2633 Microprocessor & Interfacing Lecture 4: Introduction.
TK 2633 Microprocessor & Interfacing
P Address bus Data bus Read-Only Memory (ROM) Read-Write Memory (RAM)
TK Memory Interface DR MASRI AYOB. 2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure.
TK I/O Peripherals Interface DR MASRI AYOB.
kashanu.ac.ir Microprocessors 10-1 IO Devices Stepper Motors DAC, ADC, PPI Lec note 10.
Chapter 10 Input/Output Interface Circuits and LSI Peripheral Devices
INPUT-OUTPUT ORGANIZATION
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
CPU Interfacing Memory.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
MICROPROCESSOR INPUT/OUTPUT
Port Mapped I/O.
Computer Architecture Lecture 8 by Engineer A. Lecturer Aymen Hasan AlAwady 30/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
Basic I/O Interface A Course in Microprocessor
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
Input / Output (Peripheral) Interfacing
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Programmable Peripheral Interface Parallel port Interface 8255
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
Module 11 Adapted By and Prepared James Tan © 2001.
PPI-8255.
Programmable Interrupt Controller (PIC)
I/O AND THE 8255; ISA BUS INTERFACING
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Basic I/O Interface Fixed Address Variable Address
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
8255:Programmable Peripheral Interface
8251 USART.
Intel 8255A PPI EEE 365 [FALL 2014] LECTURE ATANU K SAHA BRAC UNIVERSITY.
8255 Programmable Peripheral Interface
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255: Programmable Peripheral Interface (PPI)
The 8085 Microprocessor Architecture
Diagram of microprocessor interface with IO devices
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
The 8255 Programmable Peripheral Interface
8085 Microprocessor Architecture
E3165 DIGITAL ELECTRONIC SYSTEM
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Interfacing Memory Interfacing.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255.
Parallel communication interface 8255
Programmable Peripheral Interface
8085 Microprocessor Architecture
Programmable Peripheral Interface
8085 Microprocessor Architecture
The Programmable Peripheral Interface (8255A)
Presentation transcript:

TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB

2 MPU interface to external devices through both parallel and serial interfaces. Parallel data occur in system that use: Displays Keyboard Printers (old printer) Etc. Serial data occurs in: Some printers Data communications Introduction

can be programmed for data transfer in multipurpose mode, either as i/o or interrupt. It has 24 I/O pins, that can be divided into two groups of 8-bit parallel ports: Port A and Port B, and the rest belong to Port C. Port C can be used as an individual bit or group of 4-bit: C UPPER (C U ) C LOWER (C L ) Figure 1 shows 3 kind of port groups in PIA (Peripheral Interface Adapter)

4 8255A Programmable Peripheral Interface Figure 1. The pinout of the 8255 (PIA) D0 D1 D2 D3 D4 D5 D6 D7 RD WR A0 A1 RESET CS PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC PORT A PORT B PORT C

5 8255A block diagram: Figure 2, shows two 8-bit ports (A and B), two 4- bit ports (C U dan C L ), data bus buffer and control logic. Figure 3 shows the table and pin configuration of 8255 and the equivalent circuit as control logic and input/output port. 8255A Programmable Peripheral Interface

6 Figure 2:

7 Figure 3:

8 Control Logic. RD (Read): This control signal is to enable read operation. When the signal is low activated, the MPU will read the data from certain I/O ports. WR (Write): This signal enable the write operation. When this signal is at logic low, the MPU will write to I/O ports or control registers. RESET (Reset): An active high signal. Use to clear the control register and sets all ports to input mode. Is connected to the RESET OUT pin of MPU. CS, A 0 and A 1 : Signals to select device. CS is connected to a decoded address, whereas A 0 and A 1 are connected to MPU address PIA

9 Control Logic. CS signal is a Master Chip Select, whereas A 0 and A 1 determine the input/output ports or control registers as tabulated in Table 1. CSA1A1 A0A0 Selection 000 port A 001 port B 010 port C 011 Control Register 1XX 8255 is disabled Table 1: The function of CS, A 0 and A 1

A PIA: Example Figure 4

11 Example: The port address as shown in Figure 4 is determined by CS, A 0 and A 1 pins. CS is active low when A 7 = 1 and A 6 to A 2 are at logic 0. When the signal is combined with A 0 and A 1, the port address is 80H to 83H as shown in Figure PIA

PIA Example: Figure 5

13 Control Word: Figure 6 shows the function of control register, the content in this register is known as Control Word which determines input/output ports. This register is used to write control word when A 0 and A 1 are at logic 1. Bit D 7 in control register determines the I/O function or Set/Reset. If bit D 7 = 1, bits D 6 - D 0 determine the function of I/O in multiple modes as shown in Figure 6. Suppose bit D 7 = 0, the port C operates in Bit Set/Reset (BSR) mode. The BSR control word doest not cause any effect to port A and port B. The port C command register sets (1) or resets (0) the port C pins during mode 1 or mode 2 operation PIA

14 Three main concept to communicate to 8255: Determine the port address of A, B and C using CS, A 1 and A 0. Write control word in control register. Write I/O instructions to communicate with ports PIA

15 Functions of Control Word. Figure 6:

16 Figure 8 shows the function of 8255, categorized in two mode: Set/Reset Bit (BSR) mode I/O mode. The BSR mode is used to set or reset bit at port C. Whereas the I/O is divided into 3 groups: Mode 0, Mode 1 and Mode 2. Mode 0, all ports function as input or output (I/O function). Mode 1, is handshake mod, where port A and/or port B used port C as handshake bit. Mode 2, port A can be used as bi-directional data transfer port with port C as handshake port and port B will be in mode 1 or mode Programmable Peripheral Interface

PIA Figure 8

18 Mode 0: Input / Output Mode In this mode port A and B use 8-bit I/O data and port C uses two ports 4-bit data. The characteristics of mode 0 are: Output is latched. Input does not latched. Ports do not have the capability of handshake mode or interrupt mode. 8255A Programmable Peripheral Interface

19 Mode 0: Input / Output Mode Example : Determine the port address of circuit in Figure 9. Determine the control word in Mode 0, in order to determine ports A and C U as output port and ports B and C L as input ports. Write a program to read DIP switch and display the reading from port B to port A, from port C L to port C U PIA : Mode 0

20 Example : Figure 9:

PIA: Example Solutions: Port Address : It is actually an I/O memory map. When A 15 is active high, Chip Select signal is activated. Assuming all don’t care signals are at logic 0, therefore ports’ address are as follows:

A Programmable Peripheral Interface Solution: Control Word:

PIA Solution: ???

24 BSR (Bit Set/Reset) mode. The BSR mode will only affect to port C. Set/Reset can be determined by entering certain control word to control register. No change to the previous data when D 7 change from 1 to 0; therefore the I/O ports A and B unchanged. In BSR mode, the individual bit also can be used as ‘on / off’ switch PIA

A Programmable Peripheral Interface BSR Control Word. The written control word in control register, set/reset will take only one bit at a time, as follows:

PIA: BSR Mode Example: Write a BSR control word subroutine to set bit PC 7 and PC 3, and reset after 10ms. Use the schematic diagram as shown below.

A Programmable Peripheral Interface Solution: BSR Control Word: Port Address: As shown in previous example : 83H

A Programmable Peripheral Interface Solution: Subroutine: Assuming that the delay subroutine has been determined earlier.

29 Thank you Q&A