Software and Services Group Optimization Notice Advancing HPC == advancing the business of software Rich Altmaier Director of Engineering Sept 1, 2011.

Slides:



Advertisements
Similar presentations
Rue du Rhône 114- CH-1204 Geneva - T: F: Ecma TC43: Universal 3D.
Advertisements

Software & Services Group Developer Products Division Copyright© 2011, Intel Corporation. All rights reserved. *Other brands and names are the property.
Copyright© 2011, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. Intel ® Software Development.
Streaming SIMD Extension (SSE)
Intel Pentium 4 ENCM Jonathan Bienert Tyson Marchuk.
Software & Services Group, Developer Products Division Copyright© 2010, Intel Corporation. All rights reserved. *Other brands and names are the property.
Intel ® Xeon ® Processor E v2 Product Family Ivy Bridge Improvements *Other names and brands may be claimed as the property of others. FeatureXeon.
Home Exam 1: Video Encoding on Intel x86 using Streaming SIMD Extensions (SSE) and Advanced Vector Extensions (AVX) Home Exam 1: Video Encoding on Intel.
Software & Services Group Developer Products Division Copyright© 2013, Intel Corporation. All rights reserved. *Other brands and names are the property.
Overview Duet Enterprise Feature Pack 1 (FP1). Agenda.
Parallelization Technology v 0.2 Parallel-Developers Discussion 6/29/11.
Works Cardholder Tutorial Initial Login, Transaction Review, & Reports.
Copyright © 2006, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners Intel® Core™ Duo Processor.
HEVC Commentary and a call for local temporal distortion metrics Mark Buxton - Intel Corporation.
Getting Reproducible Results with Intel® MKL 11.0
1 ENG236: Introduction (1) Rocky K. C. Chang THE HONG KONG POLYTECHNIC UNIVERSITY.
ORIGINAL AUTHOR JAMES REINDERS, INTEL PRESENTED BY ADITYA AMBARDEKAR Overview for Intel Xeon Processors and Intel Xeon Phi coprocessors.
COMPUTER SOFTWARE ALISA RAHMANI PUTRI / VIDIYA RACHMAWATI /
Writing Tutor: Comparison Think More... Write More Dr. Otto What is a reliable way of comparing two objects?
This work is licensed under the Creative Commons Attribution 4.0 International License. To view a copy of this license, visit
Software & Services Group, Developer Products Division Copyright © 2010, Intel Corporation. All rights reserved. *Other brands and names are the property.
NCCS Brown Bag Series. Vectorization Efficient SIMD parallelism on NCCS systems Craig Pelissier* and Kareem Sorathia
Tuning Python Applications Can Dramatically Increase Performance Vasilij Litvinov Software Engineer, Intel.
SEC(R) 2008 Intel® Concurrent Collections for C++ - a model for parallel programming Nikolay Kurtov Software and Services.
Parallel Computing The Bad News –Hardware is not getting faster fast enough –Too many architectures –Existing architectures are too specific –Programs.
Multi-core Programming Thread Profiler. 2 Tuning Threaded Code: Intel® Thread Profiler for Explicit Threads Topics Look at Intel® Thread Profiler features.
© 2008 The MathWorks, Inc. ® ® Parallel Computing with MATLAB ® Silvina Grad-Freilich Manager, Parallel Computing Marketing
Simultaneous Multithreading: Maximizing On-Chip Parallelism Presented By: Daron Shrode Shey Liggett.
ICOM 5995: Performance Instrumentation and Visualization for High Performance Computer Systems Lecture 7 October 16, 2002 Nayda G. Santiago.
Technology in Action Alan Evans Kendall Martin Mary Anne Poatsy Twelfth Edition.
TRACEREP: GATEWAY FOR SHARING AND COLLECTING TRACES IN HPC SYSTEMS Iván Pérez Enrique Vallejo José Luis Bosque University of Cantabria TraceRep IWSG'15.
Compiler BE Panel IDC HPC User Forum April 2009 Don Kretsch Director, Sun Developer Tools Sun Microsystems.
Preferred Partner – Security Competency Confidential 1.
SimArch: Work in Progress Multimedia Teaching Tool Faculty of Electronic Engineering University of Nis Serbia.
Performance of mathematical software Agner Fog Technical University of Denmark
Alternative ProcessorsHPC User Forum Panel1 HPC User Forum Alternative Processor Panel Results 2008.
1 Optimizing compiler tools and building blocks project Alexander Drozdov, PhD Sergey Novikov, PhD.
Experts in numerical algorithms and HPC services Compiler Requirements and Directions Rob Meyer September 10, 2009.
MESQUITE: Mesh Optimization Toolkit Brian Miller, LLNL
Next Generation ISA Itanium / IA-64. Operating Environments IA-32 Protected Mode/Real Mode/Virtual Mode - if supported by the OS IA-64 Instruction Set.
Over 28 Years of Machine Tool Monitoring Expertise.
Introdution to SSE or How to put your algorithms on steroids! Christian Kerl
How to Enforce Reproducibility with your Existing Intel ® Math Kernel Library Code Noah Clemons Technical Consulting Engineer Intel ® Developer Products.
Dynamic Scheduling Monte-Carlo Framework for Multi-Accelerator Heterogeneous Clusters Authors: Anson H.T. Tse, David B. Thomas, K.H. Tsoi, Wayne Luk Source:
PACI Program : One Partner’s View Paul R. Woodward LCSE, Univ. of Minnesota NSF Blue Ribbon Committee Meeting Pasadena, CA, 1/22/02.
Lab Activities 1, 2. Some of the Lab Server Specifications CPU: 2 Quad(4) Core Intel Xeon 5400 processors CPU Speed: 2.5 GHz Cache : Each 2 cores share.
Tuning Threaded Code with Intel® Parallel Amplifier.
© Copyright Khronos Group, Page 1 Real-Time Shallow Water Simulation with OpenCL for CPUs Arnon Peleg, Adam Lake software, Intel OpenCL WG, The.
INTRODUCTION TO HIGH PERFORMANCE COMPUTING AND TERMINOLOGY.
Intel® Many Integrated Core Architecture Software & Services Group, Developer Relations Division Copyright© 2011, Intel Corporation. All rights reserved.
Parallel Programming Models
Introducing ONYX Professional Services
Computer Architecture Principles Dr. Mike Frank
For Massively Parallel Computation The Chaotic State of the Art
of our Partners and Customers
CMPS 5433 Programming Models
Pipelining – Out-of-order execution and exceptions
Microsoft 365 Education – Partner Quick Reference Card
Intel® Parallel Studio and Advisor
Modeling Parallelism with Intel® Parallel Advisor
Compiler Back End Panel
Compiler Back End Panel
Compiler Front End Panel
Alternative Processor Panel Results 2008
INF5063: Programming heterogeneous multi-core processors
Enabling TSO in OvS-DPDK
HIGH LEVEL SYNTHESIS.
A Scalable Approach to Virtual Switching
Cilk and Writing Code for Hardware
Question 1 How are you going to provide language and/or library (or other?) support in Fortran, C/C++, or another language for massively parallel programming.
Presentation transcript:

Software and Services Group Optimization Notice Advancing HPC == advancing the business of software Rich Altmaier Director of Engineering Sept 1,

Software and Services Group Optimization Notice Thinking about 2 points, Expanding software businesses Technologies creating new opportunities 2

Software and Services Group Optimization Notice To Expand the Use of HPC Methods, Technology advances – solve an interesting problem at a lower price point –Big HPC drives creativity, which must trickle down to profitability in volume New users need approachable, simplified software –Volume & price point – consider video editing Software is a business too –Hardware sales are not enabling software development –“why do developers rob banks”? 3

Software and Services Group Optimization Notice Support Software Business Thought Leaders should provide a path for new software applications to grow Consider a pathfinding activity –Purchasing a new offering –Aiding a university research code Speak in favor of licensing models which work to expand use 4

Software and Services Group Optimization Notice Increase Parallel Programming Creativity with New Methods All of life is not MPI Cilk Plus, TBB 5

Software and Services Group Optimization Notice Intel ® Cilk™ Plus For C++ Parallelization of unequal work units Easy to get started: cilk_spawn, cilk_sync, cilk_for Adds array notations from Fortran Achieves vectorization Just announced availability in a gcc branch 6

Software and Services Group Optimization Notice Intel ® Threading Building Blocks (Intel ® TBB) A C++ template library With many models of parallelism, not just a loop –Unequal work units –Load balancing –Work stealing task scheduling –Recently introduced a graph model Available in open source format 7

Software and Services Group Optimization Notice Seek out the new parallel methods Production quality, getting good results To add parallelism where it hasn’t gone before We need expansion of parallelism to drive forward 8

Software and Services Group Optimization Notice Intel ® compilers, associated libraries and associated development tools may include or utilize options that optimize for instruction sets that are available in both Intel ® and non-Intel microprocessors (for example SIMD instruction sets), but do not optimize equally for non-Intel microprocessors. In addition, certain compiler options for Intel compilers, including some that are not specific to Intel micro-architecture, are reserved for Intel microprocessors. For a detailed description of Intel compiler options, including the instruction sets and specific microprocessors they implicate, please refer to the “Intel ® Compiler User and Reference Guides” under “Compiler Options." Many library routines that are part of Intel ® compiler products are more highly optimized for Intel microprocessors than for other microprocessors. While the compilers and libraries in Intel ® compiler products offer optimizations for both Intel and Intel-compatible microprocessors, depending on the options you select, your code and other factors, you likely will get extra performance on Intel microprocessors. Intel ® compilers, associated libraries and associated development tools may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include Intel ® Streaming SIMD Extensions 2 (Intel ® SSE2), Intel ® Streaming SIMD Extensions 3 (Intel ® SSE3), and Supplemental Streaming SIMD Extensions 3 (Intel ® SSSE3) instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. While Intel believes our compilers and libraries are excellent choices to assist in obtaining the best performance on Intel ® and non-Intel microprocessors, Intel recommends that you evaluate other compilers and libraries to determine which best meet your requirements. We hope to win your business by striving to offer the best performance of any compiler or library; please let us know if you find we do not. Notice revision #

Software and Services Group Optimization Notice 10