Fault Equivalence Number of fault sites in a Boolean gate circuit is = #PI + #gates + # (fanout branches) Fault equivalence: Two faults f1.

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Logic Gates.
Chapter 3 Fault Modeling
Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Design Representation and Fault Detection
CMP238: Projeto e Teste de Sistemas VLSI Marcelo Lubaszewski Aula 2 - Teste PPGC - UFRGS 2005/I.
Copyright 2001, Agrawal & BushnellDay-1 AM-3 Lecture 31 Testing Analog & Digital Products Lecture 3: Fault Modeling n Why model faults? n Some real defects.
Logic Gate Level Part 2. Constructing Boolean expression from truth table First method: write nonparenthesized OR of ANDs Each AND is a 1 in the result.
Modern VLSI Design 2e: Chapter 4 Copyright  1998 Prentice Hall PTR Topics n Switch networks. n Combinational testing.
Dominance Fault Collapsing - Alok Doshi ELEC 7250 Spring 2004.
Lecture 5 Fault Modeling
1 Lecture 10 Redundancy Removal Using ATPG n Redundancy identification n Redundancy removal Original slides copyright by Mike Bushnell and Vishwani Agrawal.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
ELEC7250: VLSI Testing Spring 2004 Experimental Analysis of Fault Collapsing Methods Dixit, Ayoush M.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 101 Lecture 10 Combinational ATPG and Logic Redundancy n Redundancy identification n Redundancy removal.
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.
11.1 Boolean Functions. Boolean Algebra An algebra is a set with one or more operations defined on it. A boolean algebra has three main operations, and,
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES Fault Modeling.
Lecture 17: Digital Design Today’s topic –Intro to Boolean functions Reminders –HW 4 due Wednesday 10/8/2014 (extended) –HW 5 due Wednesday 10/15/2014.
Combinatorial Algorithms Unate Covering Binate Covering Graph Coloring Maximum Clique.
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Switch networks. n Combinational testing.
Unit I Testing and Fault Modelling
Chapter 7. Testing of a digital circuit
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 7 Transformations Factoring - finding a factored form from SOP or POS expression Decomposition.
Page 1EL/CCUT T.-C. Huang Apr TCH CCUT Introduction to IC Test Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.
Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.
Lecture 22: 11/19/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Chapter 33 Basic Logic Gates. 2 Objectives –After completing this chapter, the student should be able to: Identify and explain the function of the basic.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
LOGIC GATES AND CIRCUITS Digital systems are said to be constructed by using logic gates. These gates are the AND, OR, NOT, NAND, NOR, EXOR and EXNOR gates.
Gates and Logic Dr John Cowell phones off (please)
Page 1EL/CCUT T.-C. Huang Mar TCH CCUT Introduction to IC Test Tsung-Chu Huang ( 黃宗柱 ) Department of Electronic Eng. Chong Chou Institute of Tech.
Logic Gates. The Inverter The inverter (NOT circuit) performs the operation called inversion or complementation. Standard logic symbols: 1 1 input output.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
EE434 ASIC & Digital Systems Partha Pande School of EECS Washington State University
An introduction to Fault Detection in Logic Circuits By Dr. Amin Danial Asham.
5 - Digital Logic with Boolean Algebra
Manufacture Testing of Digital Circuits
Jan. 26, 2001VLSI Test: Bushnell-Agrawal/Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault models.
CHAPTER 5 Combinational Logic Analysis
TOPIC : Fault detection and fault redundancy UNIT 2 : Fault modeling Module 2.3 Fault redundancy and Fault collapsing.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
VLSI Testing Class Fault Modeling 李昆忠 Kuen-Jong Lee Dept. of Electrical Engineering National Cheng-Kung University Tainan, Taiwan.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
1 Digital Systems Design Lecture 7 Transformations Factoring - finding a factored form from SOP or POS expression Decomposition - expression of a function.
Truth Table and Fault Matrix By Dr. Amin Danial Asham.
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
Boolean Algebra & De Morgan's Theorems
Dominance Fault Collapsing
Logic Gates and Boolean Algebra
CS 105 Digital Logic Design
Logic Gates.
Logic Gates Benchmark Companies Inc PO Box Aurora CO
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
Circuits, Truth Tables & Boolean Algebra
Universal gates.
Lecture 5 Fault Modeling
King Fahd University of Petroleum and Minerals
Automatic Test Generation for Combinational Circuits
Logic Gates.
KS4 Electricity – Electronic systems
Topics Switch networks. Combinational testing..
Circuits, Truth Tables & Boolean Algebra
VLSI Testing Lecture 3: Fault Modeling
ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)
Department of Electronics
ECE 352 Digital System Fundamentals
Agenda Lecture Content: Combinatorial Circuits Boolean Algebras
Presentation transcript:

Fault Equivalence Number of fault sites in a Boolean gate circuit is = #PI + #gates + # (fanout branches) Fault equivalence: Two faults f1 and f2 are equivalent if all tests that detect f1 also detect f2. If faults f1 and f2 are equivalent then the corresponding faulty functions are identical. Fault collapsing: All single faults of a logic circuit can be divided into disjoint equivalence subsets, where all faults in a subset are mutually equivalent. A collapsed fault set contains one fault from each equivalence subset.

Fault equivalence & collapsing Combinational circuits faults f and g are equivalent iff Zf(x) = Zg(x) equivalent faults are not distinguishable For gate with controlling value c and inversion i : all input sac faults and output sa(c  i) faults are equivalent

Equivalence Rules WIRE/BUFFER sa0 sa0 sa0 sa1 sa0 sa1 sa1 sa1 sa0 sa1 AND OR sa0 sa1 sa0 sa1 INVERTER sa0 sa1 NOT sa1 sa0 sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 NAND NOR sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 sa0 FANOUT sa1

Equivalence Example Faults in red removed by sa0 sa1 equivalence collapsing 20 Collapse ratio = = 0.625 32

Fault Dominance If all tests of some fault F1 detect another fault F2, then F2 is said to dominate F1. Dominance fault collapsing: If fault F2 dominates F1, then F2 is removed from the fault list. Any set that detects F1 also detects F2 (that dominates F1) When dominance fault collapsing is used, it is sufficient to consider only the input faults of Boolean gates. In a tree circuit (without fanouts) PI faults form a dominance collapsed fault set.

Fault dominace Combinational circuits Example : If f dominates g => any test that detects g will also detect f . Therefore, only dominating faults must be detected Example : [x, y]=[1 0] is the only test to detect f1 = y sa1, Since it also detects f2 = z sa0 => f2 dominates x y z

Fault dominance & collapsing For gate with controlling value c & inversion i, the output sa(c’i) dominates any input sac’ sequential circuits dominance fault collapsing is not useful

A dominance collapsed fault set (after equivalence collapsing) Dominance Example s-a-1 F1 F2 001 110 010 000 101 100 011 All tests of F2 The only test of F1 s-a-0 A dominance collapsed fault set (after equivalence collapsing)

MINIMAL SETS OF NON-DOMINATING FAULTS FOR TWO-INPUT GATES 1 Or equivalently 1 1 1 1 1 1

Dominance Example Faults in red removed by equivalence collapsing sa0 sa1 Faults in red removed by equivalence collapsing sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 Faults in green removed by dominance collapsing sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 sa0 sa1 15 Collapse ratio = ── = 0.47 32

CIRCUIT WITH FANOUT-FREE SUBCIRCUITS SHOWN M P L J

EXAMPLE OF AN FANOUT-FREE CIRCUIT WITH SET OF DOMINANCE-REDUCED FAULTS Equivalent to sa1 at the input b c d e f g h M L Z J 1 a in dominance fault collapsing it is sufficient to consider only the input faults Equivalent to sa0 at the input

Checkpoint Theorem Primary inputs and fanout branches of a combinational circuit are called checkpoints. Checkpoint theorem: A test set that detects all single (multiple) stuck-at faults on all checkpoints of a combinational circuit, also detects all single (multiple) stuck-at faults in that circuit. Total fault sites = 16 Checkpoints ( ) = 10

DOMINANCE-REDUCED FAULT LIST x1 b c e f d h g P M L 1 0,1

EXAMPLE OF PRUNING AND STRIPPING 1 d f e b c g J h M P L Unused b f d h J M L

The multiple stuck-fault model Definition : Let Tg be the set of all tests that detect a fault g, we say that a fault f functionally masks the fault g iff the multiple fault {f, g} is not detected by any test in Tg If f masks g then {f, g} is not detected by t Tg but it may be detected by other tests

The multiple stuck-fault model Example : Consider the faults c sa0, a sa1 t= 011 is the only test that detects fault c sa0 but t does not detect {c sa0, a sa1} => a sa1 masks c sa0 a b c d 0/1 1 1/0 1/1 if double fault 0 if a single fault

The multiple stuck-fault model Example : Test set T= {1111, 0111, 1110, 1001, 1010, 0101} detects all SSF in following circuit, but the only test which detects B sa1 and C sa1 is 1001 1 0/1 A B C D 1/0 0/1 1

The multiple stuck-fault model Example : Using Rajski’s method B sa1 detectable if no A sa0 while C sa1 detected with no conditions 11,00 00,11 01,00,11 A B C D 11,00 01,00,11 00,11 11,00,10 10,00,11 11,00,01

The multiple stuck-fault model Properties of MSF(Multiple Stuck Faults) in a irredundant two_level circuit , any complete test set for SSF detects all MSF in a fanout-free circuit , any complete test set for SSF detects all double and triple faults & there is a complete test set for SSF that detects all MSF

The multiple stuck-fault model in an internal fanout-free circuit, any complete test for SSF detects at least 98% of MSF with K < 6 and detects all MSF unless C contains a subcircuit with interconnection A B C D 1/0 0/1 1