Optical Transceivers: Evaluation of Commercial Optical TRx Luis Amaral CERN – PH/ESE/BE – Opto 10/04/2008 1.

Slides:



Advertisements
Similar presentations
EE 230: Optical Fiber Communication Lecture 17
Advertisements

XFP System and 10G Common Electrical Interface
Intel: Lan Access Division Technion: High Speed Digital Systems Lab By: Leonid Yuhananov & Asaad Malshy Supervised by: Dr. David Bar-On.
Analog-to-Digital Converter (ADC) And
Uncoordinated Access Transmitters can transmit at any time using an interleaver chosen from a family without informing anyone except the desired receiver.
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
Versatile Link System Status Report Annie Xiang on behalf of WP1.1 Group SMU Physics March, 2010 ____________________________.
EE 230: Optical Fiber Communication Lecture 16 From the movie Warriors of the Net Active WDM Components and Networks.
Group/Presentation Title Agilent Restricted Month ##, 200X Agilent N5431A XAUI Electrical Validation Application Fast and Accurate XAUI Validation with.
Optical Receivers Abdul Rehman. Receiver Components Most lightwave systems employ the digital format. Figure below shows a digital optical receiver Its.
EE 230: Optical Fiber Communication Lecture 17 From the movie Warriors of the Net System Considerations.
Lecture 4b Fiber Optics Communication Link 1. Introduction 2
Transceivers for Passive Optical Networks Spyridon Papadopoulos Supervisors: Dr Jan Troska (CERN), Prof Izzat Darwazeh, Dr John Mitchell (UCL)
Chapter 7 Photonic Transmission Systems (Digital & Analog)
EVLA Fiber Selection Critical Design Review December 5, 2001.
L5 Optical Fiber Link and LAN Design
The Limits of Switch Bandwidth
March, 2013 Presenting: Avner Badihi TECHNOLOGY&MANUFACTURING XLoom Proprietary and Confidential 120GB-300Gb Optical Interconnect Solutions for Optical.
Poznan Supercomputing and Networking Center
16 Sep 2008 Versatile Link Status Report F. Vasey on behalf of the project steering board With input from C. Issever J. Troska.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Introduction to the Common Electrical Interface (CEI)
SJD/TAB1 EVLA Fiber Selection Critical Design Review December 5, 2001.
Group/Presentation Title Agilent Restricted Month ##, 200X Using the New Agilent 81495A O/E with Infiniium Real-time Oscilloscopes.
Versatile Link The Versatile Transceiver Towards Production Readiness Csaba Soos on behalf of Manoel Barros Marin, Stéphane Détraz, Lauri Olanterä, Christophe.
Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r Astou Thiongane,
Versatile Link FPGA-based Bit-Error-Ratio Tester for SEU-hardened Optical Links Csaba SOOS, Stéphane DETRAZ, Sérgio SILVA, Paulo MOREIRA, Spyridon PAPADOPOULOS,
Physical Layer Update – EWG Presenting: Ian Colloff, EWG.
Chapter 8 Basic System Design. System factors for designing from scratch: Design Verification FactorAvailable choices Type of fiberSingle mode, multimode,
Work at OIF on Interfaces for Optical Modules including Very Short Reach (VSR) and Electrical Interfaces Raj Savara Network Elements Inc.
CHAPTER 7 SYSTEM DESIGN. Transmission Types Two types of transmissions: - Link (point to point) - Network -point to multipoint -Mesh -Ring.
Versatile Link The Versatile Transceiver Development Status Csaba Soos, Vincent Bobillier, Stéphane Détraz, Spyros Papadopoulos, Christophe Sigaud, Pavel.
High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers Serial optical data transmission provides a solution to High Energy Physics.
Optical Links CERN Versatile Link Project VL – Oxford involvement CERN VL+ for ATLAS/CMS phase II upgrade – Introduction and aims – Oxford workpackage:
Evaluation of Multi-Gbps Optical Transceivers for Use in Future HEP Experiments Luis Amaral CERN – PH/ESE/BE – Opto 16/09/2008.
Versatile Link Link Model Simulation and Power Penalty Specification of the Versatile Link System Annie Xiang, Datao Gong, Lin Zhu, Chonghan Liu, Tiankuan.
Optical Gigabit Ethernet Group F.O.R.E. Final Presentation Chris Abbott, Ronen Adato, David Larado 4/21/2005.
ECE 135 Final Presentation The Three … aka Pat Cleary with Kevin Parker & Bryan Chavez April 21 st, 2005 April 21 st, 2005.
JgimenoIWM-12/1/2004 Fiber Optic module 1 STUDIES AND DEVELOPMENT OF A FIRST FIBER OPTIC MODULE PROTOTYPE Javier Gimeno Vicente.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.
Versatile Link The Versatile Transceiver Feasibility Demonstration (Project phase II update) Csaba Soos, Jan Troska, Stéphane Détraz, Spyros Papadopoulos,
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
Gigabit Ethernet: An Affordable Solution Preliminary Design G4 Gaurav Asthana James Denaro.
Evaluation of Emerging Parallel Optical Link Technology for High Energy Physics John Chramowicz, Simon Kwan, Alan Prosser, Melissa Winchell Fermi National.
GOLD TESTS (Virtex-6) ● Jitter analysis on cleaned TTC clock ( σ = 2.9 ps) ● Signal integrity: sampled in several positions along the chain ● MGT and o/e.
Performance characteristics of COTS 10Gb/s Optical Links for SLHC Experiments Jan Troska, Markus Axer, Karl Gill, Robert Grabit, Raquel Macias Jareno,
LOCld – The fastest VCSEL driver in optical link for ATLAS Futian Liang USTC-IHEP, May. 3 rd, 2013.
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
Jitter and BER measurements on the CuOF prototype G. Dellacasa, G. Mazza – INFN Torino CMS Muom Barrel Workshop CERN, February 25th, 2011.
Status and Plans for Xilinx Development
Optical Gigabit Ethernet Group 4 February 3, 2005 Ronen Adato.
1 Roger Rusack The University of Minnesota. Projects  Past Projects  11,000 channels of 0.8 Gbs for the CMS crystal calorimeter readout.  1,500 channels.
Date of download: 6/25/2016 Copyright © 2016 SPIE. All rights reserved. The variation of BER when the relative phase and delay between channels are randomly.
Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation Design Presentation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r.
OptiSystem applications: Photodiode sensitivity modelling
SpaceFibre Physical Layer Testing
Next generation rad-hard links
Data transmission characterization with underwater copper link
Gigabit Ethernet An Affordable Solution
Subject Name: Optical Fiber Communication Subject Code: 10EC72
it.de/de/produkte/blueoptics/transceiver/sfpplus.html
OptiSystem applications: Optical receiver analysis (PIN-TIA-LA)
Design of Optical Digital Transmission Systems
The Role of Light in High Speed Digital Design
Design of Optical Digital Transmission Systems
TTC setup at MSU 6U VME-64 TTC Crate: TTC clock signal is
Presentation transcript:

Optical Transceivers: Evaluation of Commercial Optical TRx Luis Amaral CERN – PH/ESE/BE – Opto 10/04/2008 1

Table of Contents Standards; Optical Transceivers; – Form Factors; – Overview of an SFP(+) Module; – SFP+ Modules Details; Transceiver Testing; – Transceiver Testing – SDA; Eye Diagrams and Masks; Characterizing Eye Diagrams; – Transceiver Testing – BERT; BER and Rx Sensitivity; Evaluated Transceivers; – Tx Eye Results; – TRx Numerical Results; Single Figure of Merit; – Single FOM Results. 2

Standards The Datacom/Telecom world established several standards with bitrates ranging from 155Mbps to 11.3Gbps. The Gigabit Bidirectional Trigger and Data Link (GBT) that is being developed at CERN is targeting 5Gbps. Multisource agreements have been established between manufacturers to produce transceivers that are able to meet some of the standards. GBIC, SFF, SFP, SFP+, XFP, XENPAK, XPAC and X2 are some of the flavors. 3

Optical Transceivers An optical transceiver (TRx) module combines in the same package both electrical-to- optical (Tx) and optical-to-electrical (Rx) converters. There are several families of optical TRx modules, which differ in the Within the same family, different modules have different Applications: GbE, 10GbE, 1/2/4GFC, 8/10GFC, SDH/SONET; Bitrates, wavelengths (850, 1310, 1550, WDM), operating distances; Prices. Mechanical specification Soldered/hot pluggable; Module size and shape; Electrical and optical connectors. Power and thermal requirements Low speed electrical interface Control and serial ID ; Digital optical monitoring. High-speed serial attachment interface Different electrical channels: XFI, SFI, XAUI. 4

Form Factors To cover the 4.25Gbps range there is the SFF, the GBIC and the SFP. – The SFF is a very simple TRx device that has to be soldered to the host board; – The GBIC and SFP are well established hot pluggable TRx devices; – All three devices convert one single electrical stream into one optical stream and vice-versa. To cover the 10Gbps range there is the 300-pin MSA, the XENPAK (and its variants XPAK and X2), the XFP and the SFP+. – The 300-pin MSA module includes a SerDes to multiplex 16 parallel lines into one serial stream and vice-versa; – The XENPAK also avoids the 10Gbps electrical signal problem by splitting it into 4 high-speed channels at 3.125Gbps with 8b/10b encoding; – The XFP and the SFP+ are conceptually simpler devices that do not split 10Gbps electrical signal. The most interesting devices are the SFP, the XFP and the SFP+. – The SFP is a small, pluggable, widespread and inexpensive(*) module but it is not specified to be used above 4.25Gbps; – The XFP was the first 10Gbps version of the SFP but is bigger, expensive and power hungry. It does however include a CDR that resets the jitter and simplifies the host board design; – The SFP+ is a true SFP (same form factor) capable of covering the 10Gbps range. This is a new device and there are three versions: Limiting, Linear and Retimed (not defined in the std). (*) especially the MM version 5

Overview of an SFP(+) Modules An SFP(+) module is composed of five main components: – Receiver Optical Sub-Assembly (ROSA); PIN or APD photodiode and a TIA (current to voltage); – Post-amplifier (linear or limiting); – Transmitter Optical Sub-Assembly (TOSA); Laser and monitor photodiode; – Laser driver; – Controller (serial ID and the Digital Optical Monitoring). An XFP (or a retimed SFP+) must include a CDR on both the Tx and the RX paths. 6

SFP+ Modules Details It is likely that the SFP+ module will become the most widespread 10Gbps transceiver. – The SFP+ is conceptually simple, is the smallest and has the lowest power consumption of any 10Gbps module. – The tradeoff is more high-speed design work on the host board. Its future importance justifies a closer look. 10Gbps Form Factor Comparison Form Factor Size (cm) Max. power dissipation (W) Max. slots per GbE card XENP AK 12x5.1 6 (850 and 1310nm), 10 (1550nm) 8 X26.9x XFP6.9x1.81.5, 2.5, 3.5 or >3.530 SFP+5.1x1.31 (level I), 1.5 (level II)48 There are two SFP+ variants explicitly expressed by the specification: limiting and the linear. The limiting SFP+ includes a limiting amplifier on the RX path and can be viewed as a 10Gbps version of an SFP. It represents much more of a challenge to the host board design than the XFP or the XENPAK because it neither splits the 10Gbps electrical signal nor it includes a CDR. The linear version includes a linear amplifier on the Rx path to allow electronic dispersion compensation to be applied in the host board. It is intended for 10GbE LRM (220m over legacy multimode fiber) and, since the 0/1 decisions are made outside the module, this is the most difficult version to design the host board. The third variant that is not explicitly defined by the SFP+ specification is the retimed version. A CDR integrated in the laser driver and another CDR integrated in the limiting amplifier would reset the jitter and would simplify the host board design. 7

Transceiver Testing To evaluate the performance of a transceiver, one should start by defining Test Points (TP) where it would be relevant to have information about the signal. – TP1 is the differential electrical input of the Tx part of the module. – TP2 is the optical output of the Tx part of the module. – TP3 is the optical input of the Rx part of the module. – TP4 is the differential electrical output of the Rx part of the module. In practice, one does not need two modules to evaluate the Rx part. One can simply loopback the optical signal. 8

Transceiver Testing – SDA (1) A suitable (*) Serial Data Analyzer (SDA) scope is one of the two major instruments that can be used to evaluate the performance of a transceiver. Using the SDA scope we are able to get the electrical and the optical eye diagrams and measure several metrics to quantify the performance of the transceiver. The following configuration is used to evaluate the Tx performance (TP2 or TP3). (*) Must include an optical probe and jitter analysis capability. 9

Transceiver Testing – SDA (2) This setup (loopback configuration) is suitable to get the eye diagram of the Rx differential electrical signal and it accounts for the entire transceiver performance. It helps us to understand the behavior of a receiver with different optical power levels, but it is not the main setup to evaluate the performance of the receiver (TP4). 10

Eye Diagrams and Masks An eye diagram is constructed by overlaying all the possible bit transitions of a digital signal. It is a visual tool to quickly assess the Tx performance since it shows parametric information about the transmitted signal. To make use of the eye diagram, the various standards define mask compliance tests (pass/fail result). An expansion of the mask, expressed as a percentage of the available interval (time and amplitude), is a quantitative performance metric that is called the mask margin. 11

Characterizing Eye Diagrams There are other interesting metrics like: – Extinction Ratio; – Overshoot. To compare different devices being measured we need numerical descriptions of eye diagram. The SDA scope offers many automated measurements but, to simplify the device comparison, a reduced set of metrics should be chosen. To characterize the Tx signal eye diagram the following metrics are being proposed: – OMA; – Q factor (SNR); – Jitter; – Rise/Fall Time; – Eye Mask Margin; 12

Transceiver Testing – BERT Links are ultimately judged on their ability to pass bits without errors. This setup uses an FPGA based Bit Error Rate Tester (BERT) that measures the Bit Error Rate (BER) when the signal has a given Optical Modulation Amplitude (OMA). However, the BERT provides little help on why the link performance might be below the expectations. 13

BER and Rx Sensitivity The performance of an optical receiver is assessed by measuring its ability to decide correctly between the two logical levels, when the OMA of the input signal is being reduced. The BER is the ratio between the number of bits in error and the total number of received bits. By measuring the BER at different optical power levels we create a BER curve and extract the receiver sensitivity. Receiver sensitivity is the minimum OMA value to achieve a given BER (usually 1E-12). 14

Evaluated Transceivers Between SFP, XFP, and SFP+, we have evaluated the performance of 7 transceiver units at 5Gbps: Device TypeSFP SRSFP LRSFP+ LR SFP+ SR XFP LR Application4GFC 10GbE 10GFC 10GbE Tosa/Rosa Type VCSEL PIN VCSEL PIN DFB PIN DFB PIN VCSEL PIN VCSEL PIN DFB PIN RetimingNo Yes 15

Tx Eye Results 16

TRx Numerical Results 20%-80% rise and fall times. Sensitivity measured at 5Gbps and at a BER of 1E-10 using PRBS7 and no encoding. Mask margin measured at 1Gbps using a custom mask based on the 4GFC mask at point gamma-T (adjusted to our jitter spec.). Eye constructed with 2.5E6 samples. SFP SR 4GFC SFP LR 4GFC VCSEL SFP+ LR 10GbE 10GFC SFP+ SR 10GbE 10GFC XFP LR 10GbE 1Tx OMA [dBm] Tx Q factor Tx total jitter [ps] Tx rise time [ps] Tx fall time [ps] Tx mask margin [%] (all/center) 1/1-7/-731/3137/3721/2131/3139/58 7Rx sensitivity [dBm] TRx Power [mW]

Single Figure of Merit Using the set of performance metrics (in the previous table) is not yet easy to compare many devices. Ideally we would like to have a single number that quantifies the performance of a transceiver. This number is called a Figure Of Merit (FOM). How? Start by specifying the minimum requirements that a device must meet. – Immediately we can discard devices. Then we could measure the relative distance from each measured parameter to the minimum requirement. A first approximation for the FOM can be (N=8): #SpecificationMinMaxUnit 1Tx OMA [dBm]-6dBm 2Tx Q factor10 3Tx total jitter [ps]60ps 4Tx rise time [ps]70ps 5Tx fall time [ps]70ps 6Tx mask margin [%]0% 7Rx sensitivity [dBm]-15dBm 8TRx Power [mW]750mW 18

Single FOM Results Implementation A: 19