UCLA Modeling and Optimization for VLSI Layout Professor Lei He

Slides:



Advertisements
Similar presentations
EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
Advertisements

Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.
EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
1 Modeling and Optimization of VLSI Interconnect Lecture 9: Multi-net optimization Avinoam Kolodny Konstantin Moiseev.
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.
Chapter 25 Capacitance Key contents Capacitors Calculating capacitance
Adapted from Digital Integrated Circuits, 2nd Ed. 1 IC Layout.
EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.
August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.
Weiping Shi Department of Computer Science University of North Texas HiCap: A Fast Hierarchical Algorithm for 3D Capacitance Extraction.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,
The Wire Scaling has seen wire delays become a major concern whereas in previous technology nodes they were not even a secondary design issue. Wire parasitic.
Hao Yu and Lei He Electrical Engineering Dept. UCLA
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 14: Interconnects Prof. Sherief Reda Division of Engineering, Brown University.
Study of Floating Fill Impact on Interconnect Capacitance Andrew B. Kahng Kambiz Samadi Puneet Sharma CSE and ECE Departments University of California,
04/09/02EECS 3121 Lecture 25: Interconnect Modeling EECS 312 Reading: 8.3 (text), 4.3.2, (2 nd edition)
Lecture #25a OUTLINE Interconnect modeling
Introduction to CMOS VLSI Design Interconnect: wire.
University of Toronto Pre-Layout Estimation of Individual Wire Lengths Srinivas Bodapati (Univ. of Illinois) Farid N. Najm (Univ. of Toronto)
Lecture 24: Interconnect parasitics
Circuit Characterization Feb 4, Basic Device Equations (p.51)  Cutoff region: V gs  V t  I ds = 0  Linear/non-saturation region: 0
THEORETICAL LIMITS FOR SIGNAL REFLECTIONS DUE TO INDUCTANCE FOR ON-CHIP INTERCONNECTIONS F. Huret, E. Paleczny, P. Kennis F. Huret, E. Paleczny, P. Kennis.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
ENGR. VIKRAM KUMAR B.E (ELECTRONICS) M.E (ELECTRONICS SYSTEM ENGG:) MUET JAMSHORO 1 CAPACITOR.
ECE 424 – Introduction to VLSI Design
A Methodology for Interconnect Dimension Determination By: Jeff Cobb Rajesh Garg Sunil P Khatri Department of Electrical and Computer Engineering, Texas.
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Interconnect design. n Crosstalk. n Power optimization.
EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
Crosstalk Analysis in UDSM technologies
Discontinuities of Microstrip Line
Monday, Mar. 27, 2006PHYS , Spring 2006 Dr. Jaehoon Yu 1 PHYS 1444 – Section 501 Lecture #16 Monday, Mar. 27, 2006 Dr. Jaehoon Yu Sources of Magnetic.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
1 Interconnect and Packaging Lecture 8: Clock Meshes and Shunts Chung-Kuan Cheng UC San Diego.
Detailed Routing: New Challenges
EE141 © Digital Integrated Circuits 2nd Wires 1 Digital Integrated Circuits A Design Perspective The Interconnect Jan M. Rabaey Anantha Chandrakasan Borivoje.
EE415 VLSI Design 1 The Wire [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
EE 201C Homework 1 Fang Gong 1.References Capacitance Calculation: n Formula based – T.Sakurai, K.Tamaru, "Simple Formulas for Two-
Process Variation Mohammad Sharifkhani. Reading Textbook, Chapter 6 A paper in the reference.
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Interconnect design. n Crosstalk. n Power optimization.
Thursday March 31, PHYS Dr. Andrew Brandt PHYS 1444 – Section 02 Lecture #16 Thursday Mar 31, 2011 Dr. Andrew Brandt HW7 Ch 27 is due Fri.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Lecture 14: Wires. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 14: Wires2 Outline  Introduction  Interconnect Modeling –Wire Resistance –Wire Capacitance.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect. n Switch logic.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #8. VLSI Components in CMOS Technology  Introduction  Resistor Design  Capacitor Design  Inductor Design 
Chapter 4: Secs ; Chapter 5: pp
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect.
Inductance Screening and Inductance Matrix Sparsification 1.
EE 201C Homework 1 Zhuo Jia
Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He.
The Wires EE4271 VLSI Design Professor Shiyan Hu Office: EERC 518
Electric Circuits Fall, 2014
On the Efficacy of Simplified 2D On-chip Inductance Models
Chapter 4 Interconnect.
EE201C Chapter 3 Interconnect RLC Modeling
Errors due to process variations
Chapter 1 Interconnect Extraction
Inductance Screening and Inductance Matrix Sparsification
EE201C Chapter 3 Interconnect RLC Modeling
EE 201C Homework 1 Zhuo Jia
EE 201C Homework 1 Fang Gong
EE 201C Homework 1 Fang Gong
EE 201C Homework 1 Fang Gong
EE 201C Homework 1 Fang Gong
Presentation transcript:

UCLA Modeling and Optimization for VLSI Layout Professor Lei He

n Programming homework n Last lecture: Placement n Today: Wrap up placement Interconnect modeling n Student presentation: April 29 th, Thermal modeling (by Mehul Shah) May 2 nd, Dynamic and leakage power modeling (Phoebe and Qun) n Read: Three papers on interconnect modeling Especially [Xu-He’01] (checked on May 2 nd )

Chapter 5 Interconnect RLC Modeling n Table and formula based capacitance extraction n Table and formula based inductance extraction n RC or RLC circuit model generation n Numeric based interconnect modeling

Capacitance Extraction n Introduction n Table lookup method n Formula-based method

What’s Capacitance? n Simplest model: parallel-plate capacitor It has two parallel plates and homogeneous dielectric between them The capacitance is   permittivity of dielectric  A area of plate  ddistance between plates The capacitance is the capacity to store charge  charge at each plate is one is positive, the other is negative Q -Q

General Picture n For multiple conductors of any shapes and materials, and in any dielectric, there is a capacitance between any two conductors m1m1 m3m3 m2m2 c 23 c 13 c 12 n Mutual capacitance between m1 and m2 is C 12 = q 1 /v 2 q 1 is the charge of m1 v 1 =0 and v 3 = 0

Capacitance Matrix n Capacitance is often written as a symmetric matrix m1m1 m3m3 m2m2 c 23 c 13 c 12 C = -c 21 c 22 -c 23 -c 31 -c 32 c 33 c 11 -c 12 -c 13 n is the self-capacitance for a conductor e.g., c 11 =c 12 +c 13 n The charge is given by e.g.,

Application in VLSI Circuits n Total cap for a wire delay, power n Mutual cap between wires signal integrity n Conductors: metal wire, via, polysilicon, substrate n Dielectrics: SiO 2,...

Characteristics of Coupling Capacitance n Coupling capacitance virtually exists only between adjacent wires or crossing wires Cx Cx Cx  Capacitance can be pre-computed for a set of (localized) interconnect structures

2.5D Capacitance Extraction [Cong-He-Kahng-et al, DAC’97] Propose and validate five foundations to simplify capacitance extraction Develop a simple yet accurate 2.5D capacitance extraction

Verification of Foundations n Method: 3D analysis by FastCap [Nabors-White, TCAD’91] n Geometrical parameters: 0.18 process [NTRS’94]

Key Factor to Enable Foundations n Minimum metal density requirement Metals occupy > 30% area on anywhere on routing layer Foundry may introduce dummy metals for metal sparse areas dummy metal

Foundation I Effect of Ground and Neighbors Both ground, and neighboring wires on the same layer, have significant shielding effects. Thus, both must be considered for accurate modeling.

Shielding Effect of Ground and Neighbors layer i layer i-2 lumped capacitance for victim on layer i coupling between victim and aggressor on layer i-2 C i,i C i,i-2 C i,i C i,i-2 no GND (28.4%)

Shielding Effect of Ground and Neighbors layer i layer i-2 lumped capacitance for victim on layer i coupling between victim and aggressor on layer i-2 C i,i C i,i-2 C i,i C i,i-2 no GND + GND (28.4%) (16.3%)

Shielding Effect of Ground and Neighbors layer i layer i-2 lumped capacitance for victim on layer i coupling between victim and aggressor on layer i-2 C i,i C i,i-2 C i,i C i,i-2 no GND + GND (28.4%) (16.3%) + neighbors (1.8%)

Foundation II Coupling between Layers i and i-2 Coupling between wires on layer i and wires on layers i-2 is negligible when the metal density on layer i exceeds a certain threshold.

Coupling between Layers i and i-2 layer i layer i-1 layer i-2 lumped capacitance for victim on layer i coupling between victim and aggressor on layer i-2 C i,i C i,i C i,i C i,i-2 --2x4x8x12x

Foundation III Coupling Effect of Layers i+2 and i-2 During capacitance extraction for wires on layer i, layers i+2 and i-2 can be treated as ground planes with negligible error. There is no need to look beyond layers i+2 and i-2.

Coupling Effect of Layers i+2 and i-2 i i-1 i-2 i+1 i+2 layer lumped capacitance for victim on layer i coupling between victim and central crossover on layer i+1 C i,i C i,i+1 coupling between victim and central crossunder on layer i-1 C i,i C i,i C i,i C i,i-1

Coupling Effect of Layers i+2 and i-2 i i-1 i-2 i+1 i+2 layer lumped capacitance for victim on layer i coupling between victim and central crossover on layer i+1 C i,i C i,i+1 coupling between victim and central crossunder on layer i-1 C i,i C i,i C i,i C i,i-1

Foundation IV Coupling Effect of Neighbors Coupling analysis to wires on the same layer need only consider nearest neighbors independently, with the widths of same- layer neighbor wires having negligible effect on the coupling.

Effect of Non-immediate Neighbors victim C i,i :lumped capacitance for victim. layer i ClCl CrCr C i,i 1436 C l C r 616.5

Effect of Non-immediate Neighbors victim C i,i :lumped capacitance for victim. layer i ClCl CrCr ClCl CrCr C i,i (0%) C l (+3%) C r (+3%)

Effect of Neighbor Widths layer i victim w w C i,i W1234W1234 C i,i varies less that 0.3% for different neighbor widths.

S2   S1S2 2 Independence of Neighbors C i,i differs less than 1.0%. (S1,S2)(1,2)(1,3)(1,4)(1,  ) lhs rhs victim S1

Foundation V Interaction between Layers i-1 and i+1 The joint interaction of layers i-1 and i+1 on layer i is negligible; therefore, corrections for orthogonal crossovers and crossunders can be performed independently.

i i-1 i+1 layer i+2 couplings between victim and crossunders No crossover Independence of Crossovers and Crossunders

i i-1 i+1 layer i+2 couplings between victim and crossunders No crossover Full of crossovers Independence of Crossovers and Crossunders

i i-1 i+1 layer i+2 couplings between victim and crossunders No crossover Full of crossovers

Table (Cap coefficients) generation One-time use of 3-D method Capacitance computation table lookup with linear interpolation and extrapolation Table-Based 2.5D Capacitance Extraction

Table Generation for Lateral, Area and Fringe Capacitances layer i w ss Functions of (w,s) Pre-computed for per-side per unit-length

Table Generation for Crossing Capacitances layer i Function of (w,s,w c,s c ) w s scsc wcwc scsc

C i,i Per-corner C over (w,s,w c,s c ) = 4 s scsc wcwc s scsc wcwc scsc w w Table Generation for Crossing Capacitances

Illustration of Capacitance Computation victim Compute the lumped cap for victim

victim  Find Nearest Neighbors on Same Layer

victim w S1 L1  Add in Per-Side Area, Fringe and Lateral Capacitances Per-side area capacitance = C A (w,s 1 ) * L1 Per-side fringe capacitance = C F (w,s 1 ) * L1 Per-side lateral capacitance = C L (w,s 1 ) * L1

victim  Add in Per-Side Area, Fringe and Lateral Capacitances

victim  Find All Crossovers and Crossunders

wcwc scsc S1 victim w  Add in Crossing Capacitances Corner-by-Corner One-corner crossover correction = C over (w, S1,w c,s c )

wcwc S1 victim w  Add in Crossing Capacitances Corner-by-Corner One-corner crossover correction = C over (w, S1,w c,  )

wcwc S1 victim w  Add in Crossing Capacitances Corner-by-Corner One-corner crossover correction = C over (w, ,w c,  )

wcwc scsc victim w  Add in Crossing Capacitances Corner-by-Corner One-corner crossover correction = C over (w, ,w c,s c )

Summary of Capacitance Computation  Find nearest neighbors on the same layer  Add in per-side lateral, area and fringe capacitances w.r.t. each neighbor  Find all crossovers and crossunders  Add in crossing capacitances corner-by-corner w.r.t. each crossover and crossunder Sum of capacitance components in above steps is the lumped capacitance of the victim.

Experimental Results 2 1/2-D3-DError net pF6.5713pF-0.54% net pF pF-3.33% Good match in terms of lumped capacitance!

Formula based on horizontal and vertical parameters n [Sakurai-Tamaru,ED’83][Wu-Wong-et al, ISCAS’96] single line parallel lines …...

Single Line [Sakurai-Tamaru,ED’83] w FpFp FfFf FfFf t h n Unit-length cap n Error less than 6% when

Single Line of Length L [Sakurai-Tamaru,ED’83] w t h n Line of length L

Parallel Lines on Same Layer [Sakurai-Tamaru,ED’83] w w s t h n Unit-length cap n Error less than 10% when

Parallel Lines on Same Layer [Wu-Wong-et al, ISCAS96] w w s t h n Unit-length cap n Recall [Sakurai-Tamaru,ED’83] w s

Comparison n n [Wu-Wong-et al] is better in smaller width and spacing numerical Wu-Wong-et al Sakurai Noramlzied space (s/h) Normalized cap (C/  ) W=1.05um W=0.7um

Parallel Lines within Two Grounds [Wu-Wong-et al, ISCAS96] w w s t h1h1 n One ground w s h1h1 n Two grounds where