Counters.

Slides:



Advertisements
Similar presentations
D-Type Flip Flops Benchmark Companies Inc PO Box
Advertisements

D Flip-Flop.
Counters Discussion D8.3.
Synchronous Counters with SSI Gates
Counters Chapter 17 Subject: Digital System Year: 2009.
Sequential Logic ENEL 111. Sequential Logic Circuits So far we have only considered circuits where the output is purely a function of the inputs With.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
Digital Logic Design Lecture # 17 University of Tehran.
1 © 2014 B. Wilkinson Modification date: Dec Sequential Logic Circuits – I Flip-Flops A sequential circuit is a logic components whose outputs.
Lecture 22: Sequential Circuits Today’s topic –Clocks and sequential circuits –Finite state machines 1.
Chapter 7 Henry Hexmoor Registers and RTL
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
Synchronous Sequential Circuit Design Digital Clock Design.
Sequential Circuit Introduction to Counter
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
Electronic Counters.
Counters  A counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship.
A presentation on Counters
Asynchronous Counters
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Sequential Circuits Chapter 4 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S.
Synchronous Counters.
Counters Clocked sequential circuit whose state diagram contains a single cycle. Modulus – number of states in the cycle. Counters with non-power of 2.
Asynchronous Counters with SSI Gates
Synchronous Counters ET 5. Thinking back In the past we have seen that asynchronous counters can be used to count binary in the order that we have filled.
CS1104 – Computer Organization Aaron Tan Tuck Choy School of Computing National University.
CS1Q Computer Systems Lecture 11 Simon Gay. Lecture 11CS1Q Computer Systems - Simon Gay2 The D FlipFlop A 1-bit register is called a D flipflop. When.
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Asynch 1.1 Asynchronous Counters 1 ©Paul Godin Last Edit Sept 2009.
Prof Jess 2008 DIGITAL IC COUNTERS Lecture 7.
Asynchronous Sequential Circuit Design  SSC versus ASC  Asynchronous Sequential Machine Modes Prepared By AJIT SARAF.
CHAPTER 8 - COUNTER -.
Synchronous Counters Synchronous digital counters have a common clock which results in all the flip-flops being triggered simultaneously. Consequently,
Sequential logic circuits
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
1 Lecture #11 EGR 277 – Digital Logic Ch. 5 - Synchronous Sequential Logic There are two primary classifications of logic circuits: 1.Combinational logic.
Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.
COUNTERS Why do we need counters?
Basic Counters: Part I Section 7-6 (pp ).
CS151 Introduction to Digital Design Chapter 5: Sequential Circuits 5-1 : Sequential Circuit Definition 5-2: Latches 1Created by: Ms.Amany AlSaleh.
3 BIT DOWN COUNTER SUBJECT: DIGITAL ELECTONICS CODE: COLLEGE: BVM ENGINEERING COLLEGE COLLEGE CODE:008 ELECTRONICS & TELECOMMUNICATION DEPT.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Sequential Logic Circuit Design Eng.Maha Alqubali.
Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.
Introduction to Advanced Digital Design (14 Marks)
Asynchronous Counters
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Asynchronous Counters
Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require.
D Flip-Flop.
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 12) Hasib Hasan
Digital Fundamentals with PLD Programming Floyd Chapter 10
Instructor: Alexander Stoytchev
Lesson Objectives Aims
Counters and Registers
4-Bit Counter Spencer Canavan.
Instructor: Alexander Stoytchev
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
CHAPTER 4 COUNTER.
Finite State Machines (FSMs)
MTE 202, Summer 2016 Digital Circuits Dr.-Ing. Saleh Hussin
Flip-Flops.
Registers and Register Transfers
ANALYSIS OF SEQUENTIAL CIRCUIT LOGIC DIAGRAM
Counters.
Presentation transcript:

Counters

Asynchronous and Synchronous Circuits Consider the timing diagram for the 4-bit counter circuit. There is a delay or ripple effect on the output transitions, each output being delayed from the previous due to the propagation delay through the flip-flop. When all the outputs do not become valid “at once”, the circuit is ASYNCHRONOUS. These circuits are generally identified by the different flip-flops being clocked by different signals. This counter circuit is often called a RIPPLE COUNTER. Valid Output Clock Q0 Q1 Q2 Q3

Synchronous Circuits In many circuits it is necessary to ensure that all outputs change simultaneously or SYNCHRONOUSLY. This can be achieved by clocking all the flip-flops with the same clock signal. Look at a Synchronous 4-bit counter circuit This circuit must produce synchronous outputs because all the flip-flops are clocked by the same signal. D Q C0 Q0 C1 Q1 C2 Q2 C3 Q3 Clock

Synchronous Counter: A Closer Look To look at how this might work, we will first simplify it to a 2-bit counter, ie: 00->01->10->11->00->… At startup the outputs are both 0. These feed back into the comb. cct to put values of 1 for Y0 and 0 for Y1, ready for the next clock pulse. The clock “strikes”: the 1 and 0 flow through to X0 and X1, but again feed back to the comb. cct which places 0 onto Y0 & 1 onto Y1 (ready for the next clock). The clock “strikes”: the 0 and 1 flow back to the combinatorial circuit which places 1 onto Y0 & 1 onto Y1. The clock “strikes”: the 1 and 1 flow through to X0 and X1, but again feed back to the combinatorial cct which places 0 onto Y0 & 0 onto Y1. Clock: The X’s are both 0 & the Y’s are 1 & 0, we’re back to the start. X0 X1 Clock Combinatorial Circuit Y0 Y1

Synchronous Counter as a State Machine How is this counter working? The outputs are part of the inputs for the next Y0 and Y1 pair, ie the circuit is remembering its past output. That is, it’s behaving like a state machine. Sometimes it is better to model the behaviour of a machine rather than what it actually looks like. The PALASM system allows us to specify a machine as a state machine and it will program the circuits for us. So that is the direction we must now take: State Machines and The PALASM System Section 3. S0 00 S1 01 S2 10 S3 11 X1 X0