VHDL Design of Multifunctional RISC Processor on FPGA

Slides:

Advertisements

Similar presentations

The CPU The Central Presentation Unit What is the CPU?

Advertisements

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

FPGA (Field Programmable Gate Array)

Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.

Comparison of Altera NIOS II Processor with Analog Device’s TigerSHARC

Register Transfer Level

Chapter 8: Central Processing Unit

EEE226 MICROPROCESSORBY DR. ZAINI ABDUL HALIM School of Electrical & Electronic Engineering USM.

Engr. M.K.Debnath1 Microcontroller and PLC Eng. ISRAFIL KHAN. DIPLOMA IN ELECTRONIC.

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

Octavian Cret, Kalman Pusztai Cristian Vancea, Balint Szente Technical University of Cluj-Napoca, Romania CREC: A Novel Reconfigurable Computing Design.

Processor Technology and Architecture

Aug. 24, 2007ELEC 5200/6200 Project1 Computer Design Project ELEC 5200/6200-Computer Architecture and Design Fall 2007 Vishwani D. Agrawal James J.Danaher.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Configurable System-on-Chip: Xilinx EDK

FPGA BASED IMAGE PROCESSING Texas A&M University / Prairie View A&M University Over the past few decades, the improvements from machine language to objected.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.

State Machines Timing Computer Bus Computer Performance Instruction Set Architectures RISC / CISC Machines.

Railway Foundation Electronic, Electrical and Processor Engineering.

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

Chapter 6 Memory and Programmable Logic Devices

The Microcomputer System In this presentation you will: Investigate the microprocessor Title Page.

Lecture#14. Last Lecture Summary Memory Address, size What memory stores OS, Application programs, Data, Instructions Types of Memory Non Volatile and.

Computer Processing of Data

Basics and Architectures

Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.

Microcontroller Presented by Hasnain Heickal (07), Sabbir Ahmed(08) and Zakia Afroze Abedin(19)

Advanced Computer Architecture 0 Lecture # 1 Introduction by Husnain Sherazi.

J. Christiansen, CERN - EP/MIC

FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

EE3A1 Computer Hardware and Digital Design

Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak

M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.

MICROOCESSORS AND MICROCONTROLLER:

Lecture 7: Overview Microprocessors / microcontrollers.

Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Introduction to the FPGA and Labs

GCSE Computing - The CPU

Programmable Logic Devices

Sequential Logic Design

Programmable Hardware: Hardware or Software?

Basic Computer Organization and Design

Microprocessor and Microcontroller Fundamentals

Computer Hardware – System Unit

6. Structure of Computers

Complex Programmable Logic Device (CPLD) Architecture and Its Applications

EEE2135 Digital Logic Design Chapter 1. Introduction

Introduction to Programmable Logic

IPCOWALA INSTITUTE OF ENGINEERING & TECHNOLOGY-DHARMAJ

Electronics for Physicists

Components of Computer

Introduction to Microprocessors and Microcontrollers

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

Field Programmable Gate Array

Field Programmable Gate Array

CISC AND RISC SYSTEM Based on instruction set, we broadly classify Computer/microprocessor/microcontroller into CISC and RISC. CISC SYSTEM: COMPLEX INSTRUCTION.

Week 5, Verilog & Full Adder

Morgan Kaufmann Publishers Computer Organization and Assembly Language

Control Unit Introduction Types Comparison Control Memory

Introduction to Programmable Logic Devices

Introduction to Micro Controllers & Embedded System Design

Chapter 1 Introduction.

VHDL Introduction.

Course Outline for Computer Architecture

GCSE Computing - The CPU

Digital Designs – What does it take

Presentation transcript:

VHDL Design of Multifunctional RISC Processor on FPGA A.Girish Pawan Kumar V.Raghavendran S.Sudarsan V.Swaminathan

VLSI Basics VLSI-Very large scale integrated circuit. Electronic system with integrated dedicated components. Semi custom and full custom. Design styles-ASIC,PLD,CPLD,FPGA,system on chip. FPGA-RAM based devices,these devices loose their configuration when power is switched off. FPGA uses hex file for design. FPGA programming-Verilog and VHDL.

VHDL basics Modeling Features VHDL-Very high speed IC Hardware Description Language. Modeling of digital system. Concurrent and sequential statements. Man and machine readable specification. Simulatable source code. Modeling Behavioral,structural,data flow. Features Strongly typed-describes from abstract to concrete level. Case insensitive. Top- down and down-top methods. Flexible design methods.

What is RISC? Properties Computer arithmetic-logic unit. Fastest instruction execution. Instructions are of same size and execute within a single cycle. Efficient way of completing a operation. Reduces hardware space complexity. Properties Smaller number of instruction commands. Single word standard length. Large general purpose CPU registers. Less costly to design, test and manufacture. Fixed length and easy decoder format.

CISC Vs RISC CISC Emphasis on hardware RISC Emphasis on software Includes multi-clock complex instructions Memory-to-memory: "LOAD" and "STORE" incorporated in instructions Small code sizes, high cycles per second Transistors used for storing complex instructions RISC Emphasis on software Single-clock, reduced instruction only Register to register: "LOAD" and "STORE" are independent instructions Low cycles per second, large code sizes Spends more transistors on memory registers

Features Data path An 8 bit processor. Designed for achieving one clock per instruction. Memory facilitates the control unit with the instructions which in turn generates appropriate signals for rest of the processor. Provides four to ten times better performances than existing micro controllers. Data path

RISC ARCHITECTURE

INSTRUCTION MEMORY ROM 5-bit Address 16-bit Data Multiple output logic circuit Control Signals Instruction and address INSTRUCTION DECODER

group of flip-flops to store 1-bit information. REGISTER group of flip-flops to store 1-bit information. both storing and retrieving data. arithmetic and logic functions on 8-bit data. addition, subtraction, excess 3, increment, decrement compare,logic gates, Shifting operations, complement. ALU BLOCK

Stepper Motor Control Electromechanical Device Stator Rotor Field coils

Simulation MODELSIM software Mixed language simulator Design up and running is quick Test benches-regression test Low cost,consumes less time and good performance. Signals in design-waveform generation.

D E M U X D I V E R C L O K

Synthesis Converting higher level of abstraction to lower level of abstraction Higher level-HDL language Lower level-equivalent gate level implementation of HDL language Xilinx synthesis technology-project navigator Project Navigator-design source files,run processes,view output. It integrates the tools and process is designed easily.

RTL SCHEMATICS R I S C B L O K STEPPER MOTOR CONTROL

Keypad and LCD interface RI SC P INS LCD AND KEYPAD

Kit Specifications INPUT: 230V,50Hz. OUTPUT: +5V DC. LCD: 16*2 display. LED:16 digital I/O indication. DIP switches:inputs and outputs. 4 x 3 Keypad CPLD,micro controller,clock provider. ADC,DAC. FPGA - XC 2S 150 ,plastic quad,208 pins,15MHZ. MICRO CONTROLLER - ATMEL 89C519,18.432MHZ. 40 I/O’s of the device are available for external use.

Spartan II Kit

Configuration SANDS FPGA DEVELOPMENT PLATFORM Software -Configures FPGA device and checks for functionality -Transferring the hex file from the system to the kit.

Applications Engineering and Graphic work station. Parallel processing systems. Ideal for Embedded applications (mobile phones, digital cameras, etc). Apple iMAC RISC inside the system

Conclusion FUTURE TRENDS RISC is an evolution in computer architecture. Emphasizes on speed and cost-effectiveness over the ease of assembly-language programming and conservation of memory. RISC-based designs will continue to grow in speed and ability, more rapidly than CISC design. FUTURE TRENDS The features of RISC processor can be extended by including Program Counter, Generic Statement, Load and Store instructions. This facilitate running the program continuously, increasing the number of bits.

Thank You