Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.

Slides:



Advertisements
Similar presentations
Goals Investigate circuits that bias transistors into different operating regions. Two Supplies Biasing Four Resistor Biasing Two Resistor Biasing Biasing.
Advertisements

MICROWAVE FET Microwave FET : operates in the microwave frequencies
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.
1 LINLITHGOW ACADEMY PHYSICS DEPARTMENT MOSFETs 2 MOSFETS: CONTENT STATEMENTS Describe the structure of an n-channel enhancement MOSFET using the terms:
Physical structure of a n-channel device:
MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.
Metal-Oxide-Semiconductor Fields Effect Transistors (MOSFETs) From Prof. J. Hopwood.
University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.
Chapter 6 The Field Effect Transistor
Transistors These are three terminal devices, where the current or voltage at one terminal, the input terminal, controls the flow of current between the.
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture #16 OUTLINE Diode analysis and applications continued
(N-Channel Metal Oxide Semiconductor)
The metal-oxide field-effect transistor (MOSFET)
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Spring 2007EE130 Lecture 36, Slide 1 Lecture #36 ANNOUNCEMENTS Updated information for Term Project was posted on 4/14 Reminder: Coffee Hour today at ~4PM!
© Electronics Recall Last Lecture The MOSFET has only one current, I D Operation of MOSFET – NMOS and PMOS – For NMOS, V GS > V TN V DS sat = V GS – V.
Microelectronics Circuit Analysis and Design Donald A. Neamen
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 20.1 Field-Effect Transistors  Introduction  An Overview of Field-Effect.
Metal-Oxide-Semiconductor Field Effect Transistors
Lecture 19 OUTLINE The MOSFET: Structure and operation
Types of MOSFETs ECE 2204.
Introduction to FET’s Current Controlled vs Voltage Controlled Devices.
EEE1012 Introduction to Electrical & Electronics Engineering Chapter 7: Field Effect Transistor by Muhazam Mustapha, October 2010.
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
Principles & Applications
Field Effect Transistor (FET)
ECE 342 Electronic Circuits 2. MOS Transistors
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Chapter 5: Field Effect Transistor
1 Metal-Oxide-Semicondutor FET (MOSFET) Copyright  2004 by Oxford University Press, Inc. 2 Figure 4.1 Physical structure of the enhancement-type NMOS.
Chapter 4 Field-Effect Transistors
DMT121 – ELECTRONIC DEVICES
Flash Memory …and a tour through FETs. Junction Field Effect Transistor.
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
NOTES 27 March 2013 Chapter 10 MOSFETS CONTINUED.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Chapter 12 : Field – Effect Transistors 12-1 NMOS and PMOS transistors 12-2 Load-line analysis of a simple NMOS amplifier 12-3 Small –signal equivalent.
ISAT 436 Micro-/Nanofabrication and Applications Transistors David J. Lawrence Spring 2004.
EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.
MOSFET Structure p-Si n+ L Source Gate Drain Field Oxide Gate Oxide
© 2000 Prentice Hall Inc. Figure 5.1 n-Channel enhancement MOSFET showing channel length L and channel width W.
1 Figure 4.10 (a) Circuit symbol for the n-channel enhancement-type MOSFET. (b) Modified circuit symbol with an arrowhead on the source terminal to distinguish.
1 Tai-Cheng Lee Spring 2006 MOS Field-Effect Transistors (MOS) Tai-Cheng Lee Electrical Engineering/GIEE, NTU.
Field Effect Transistors (1) Dr. Wojciech Jadwisienczak EE314.
CHAPTER 5 FIELD EFFECT TRANSISTORS(part c) (FETs).
Field Effect Transistor (FET)
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
ECE 333 Linear Electronics
course Name: Semiconductors
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
J-FET (Junction Field Effect Transistor)
Chapter 6 The Field Effect Transistor
MOSFET The MOSFET (Metal Oxide Semiconductor Field Effect Transistor) transistor is a semiconductor device which is widely used for switching and amplifying.
Field Effect Transistors: Operation, Circuit Models, and Applications
Recall Last Lecture Common collector Voltage gain and Current gain
LECTURE # 8 FIELD EFFECT TRANSISTOR (FET)
Chapter 4 Field-Effect Transistors
Presentation transcript:

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1

Goals 2 Describe operation of MOSFETs. Define MOSFET characteristics in operation regions of 1. cutoff, 2. triode and 3. saturation. Develop mathematical models for i-v characteristics of MOSFETs. Introduce graphical representations for output and transfer characteristic descriptions of electron devices. Define and contrast characteristics of enhancement-mode and depletion-mode FETs. Define symbols to represent MOSFETs in circuit schematics. 2

MOS Field-Effect Transistors Primary component in high-density VLSI chips such as memories and microprocessors Symbolic View Drain I The control voltage determines the value of the current in the channel I Vcontrol Channel Gate How do we create the channel? I Source 3

Enhancement Type NMOS Transistor: Structure 4 device terminals: Gate(G), Drain(D), Source(S) and Body(B). Source and drain regions form pn junctions with substrate. vSB, vDS and vGS always positive during normal operation. vSB always < vDS and vGS to reverse bias pn junctions 4

Definitions Vt: Threshold Voltage for MOS Transistor in general. The gate voltage required to form the channel between the source and drain VTN: Threshold Voltage for N-Channel Transistor. VTP: Threshold Voltage for P-Channel Transistor. The body (or bulk) current (iB) is always zero The gate current (iG) is always zero 5

NMOS Transistor: Qualitative I-V Behavior VGS<<VTN & VGS<<0 : No Channel for current-conduction (2 back-back diodes), Only small leakage current flows, iD ≈ 0 . 0<VGS<VTN: Depletion region formed under gate merges with source and drain depletion regions. No current flows between source and drain. VGS>VTN: Channel formed between source and drain. If vDS>0,, finite iD flows from drain to source. OFF OFF ON 6

For vGS > VTN-- Triode Region Characteristics where, Kn= Kn’W/L Kn’=μnCox’’ (A/V2) Cox’’=εox/Tox εox=oxide permittivity (F/cm) Tox=oxide thickness (cm) for A channel is induced between the source and drain, and current will flow Electrons flow from the source to drain Current flows from drain to source 7

NMOS Transistor: Triode Region Characteristics (contd.) Output characteristics appear to be linear. FET behaves like a (gate-source) voltage-controlled resistor between source and drain with 8

MOSFET as Voltage-Controlled Resistor Example 1: Voltage-Controlled Attenuator If Kn=500μA/V2, VTN=1V, R=2kΩ and VGG=1.5V, then, If Kn=500μA/V2, VTN=1V, R=2kΩ and VGG=1.5V, then, To maintain triode region operation, or 9

NMOS Transistor: Saturation Region If vDS increases above triode region limit, channel region disappears, also said to be pinched-off. 10

VGS > VTN, and VGD < VTN VDS > VGS-VTN If vDS increases above triode region limit, channel region disappears ( pinched-off). Current saturates at constant value, independent of vDS. Saturation region operation mostly used for analog amplification. Saturation region VGS > VTN, and VGD < VTN VDS > VGS-VTN Channel pinches off  iD is independent on VDS 11

NMOS Transistor: Saturation Region (contd.) for is also called saturation or pinch-off voltage 12

Circuit Symbols for N-Channel MOSFET (Enhancement type) sedr42021_0410a.jpg 13

I-V Characteristics for N-Channel MOSFET (Enhancement type) sedr42021_0411a.jpg 14

iD-VGS characteristics Small vds: triode region Higher vds; saturation region iD VT Slope = KnVDSW/L vGS sedr42021_0412.jpg 15

Terminal Voltage Levels sedr42021_0412.jpg 16

Depletion-Mode MOSFETS NMOS transistors with Ion implantation process used to form a built-in n-type channel in device to connect source and drain by a resistive channel Non-zero drain current for vGS=0, negative vGS required to turn device off. 17

Transfer Characteristics of MOSFETS Plots drain current versus gate-source voltage for a fixed drain-source voltage 18

Enhancement-Mode PMOS Transistors: Structure P-type source and drain regions in n-type substrate. vGS<0 required to create p-type inversion layer in channel region For current flow, vGS< vTP To maintain reverse bias on source-substrate and drain-substrate junctions, vSB <0 and vDB <0 Positive bulk-source potential causes VTP to become more negative 19

Enhancement-Mode PMOS Transistors In figures (c) and (d) the body is connected to the source Direction of current is opposite to n-channel 20

Enhancement-Mode PMOS Transistors: Output Characteristics For , transistor is off. For more negative vGS, drain current increases in magnitude. PMOS is in triode region for small values of VDS and in saturation for larger values. 21

DC –Analysis of n-channel MOSFET Check VGS we start the analysis by assuming certain operating region VGS> Vt VGS< VTN VDS < VGS –VTN Triode region VDS > VGS –VTN Sat. region Cutoff region iD=0 22