Topics Adders Half Adder Full Adder Subtracter Half Subtracter

Slides:



Advertisements
Similar presentations
Adders Used to perform addition, subtraction, multiplication, and division (sometimes) Half-adder adds rightmost (least significant) bit Full-adder.
Advertisements

Truth Tables & Logic Expressions
Part 4: combinational devices
Basics Combinational Circuits Sequential Circuits
Multiplexers Today, we’ll study multiplexers, which are just as commonly used as the decoders we presented last time. Again, These serve as examples for.
One Bit Full Adder One Bit Full Adder A bit B bit Sum bit C in C out
ADDER, HALF ADDER & FULL ADDER
Functions of Combinational Logic
Princess Sumaya University
Modular Combinational Logic
Combinational Circuits
Combinational Circuits. Analysis Diagram Designing Combinational Circuits In general we have to do following steps: 1. Problem description 2. Input/output.
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
التصميم المنطقي Second Course
DPSD This PPT Credits to : Ms. Elakya - AP / ECE.
Section 10.3 Logic Gates.
Digital Logic Design Lecture 19. Announcements Homework 6 due Thursday 11/6 Recitation quiz on Monday, 11/10 – Will cover material from lectures 18,19,20.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Logic Gates Combinational Circuits
Adders, subtractors, ALUs
 Arithmetic circuit  Addition  Subtraction  Division  Multiplication.
CS 105 Digital Logic Design
Combinational Logic Design
Combinational and Sequential Logic Circuits.
Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.
Logical Circuit Design Week 8: Arithmetic Circuits Mentor Hamiti, MSc Office ,
Chap 3. Chap 3. Combinational Logic Design. Chap Combinational Circuits l logic circuits for digital systems: combinational vs sequential l Combinational.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Combinational Design, Part 3: Functional Blocks
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 7 Dr. Shi Dept. of Electrical and Computer Engineering.
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.
Explain Half Adder and Full Adder with Truth Table.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Mu.com.lec 11.  Used not only to perform addition but also to perform subtraction, multiplication and division  The most basic of the adders is the.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Presented by A. Maleki Fall Semester, 2010
Chap 3. Combinational Logic Design
Combinational Circuits
ECE 3130 Digital Electronics and Design
Part 4 Combinational Logic.
Combinational Functions and Circuits
Combinational Circuit Design
Combinational Logic Circuits
Lecture 4: Combinational Functions and Circuits
Combinational Circuits
Computer Architecture CST 250
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
FUNCTION OF COMBINATIONAL LOGIC CIRCUIT
FIGURE 4.1 Block diagram of combinational circuit
HALF ADDER FULL ADDER Half Subtractor.
13 Digital Logic Circuits.
Adders and Subtractors
DIGITAL ELECTRONICS B.SC FY
Logic Circuits I Lecture 3.
Chapter-4 Combinational Logic
XOR Function Logic Symbol  Description  Truth Table 
Digital System Design Combinational Logic
Adder and Subtractors Discussion D4.1. Adder and Subtractor Circuits Objective: (i) To construct half and full adder circuit and verify its working (ii)
Arithmetic Circuits.
Half & Full Subtractor Half Subtractor Full Subtractor.
Half & Full Subtractor Half Subtractor Full Subtractor.
Presentation transcript:

Topics Adders Half Adder Full Adder Subtracter Half Subtracter Full Subtracter Comparators Multiplexer-Demultiplexer (MUX-DEMUX) Encoder- Decoder

Introduction Arithmetic circuits are the ones which perform arithmetic operations like addition, subtraction, multiplication, division, parity calculation. Most of the time, designing these circuits is the same as designing muxers, encoders and decoders.    In the next few pages we will see few of these circuits in detail.

Adders Adders are the basic building blocks of all arithmetic circuits; adders add two binary numbers and give out sum and carry as output. Basically we have two types of adders.     Half Adder. Full Adder.

Half Adder Adding two single-bit binary values X, Y produces a sum S bit and a carry out C-out bit. This operation is called half addition and the circuit to realize it is called a half adder. Truth Table X Y SUM CARRY 1 SUM=X(XOR)Y ; CARRY=X(AND )Y

Symbol

Circuit

Full Adder Full adder takes a three-bits input. Adding two single-bit binary values X, Y with a carry input bit C-in produces a sum bit S and a carry out C-out bit.

SUM (X,Y,Z) = (1,2,4,7) CARRY (X,Y,Z) = (3,5,6,7) Truth table X Y Z SUM CARRY 1 SUM (X,Y,Z) = (1,2,4,7) CARRY (X,Y,Z) = (3,5,6,7)

K-map K-map for SUM K-MAP FOR CARRY CARRY = XY + XZ + YZ SUM = X'Y'Z + XY'Z' + X'YZ‘

Full Adder using AND-OR Gates Circuit for Carry CARRY = XY + XZ + YZ Circuit for SUM SUM = X'Y'Z + XY'Z' + X'YZ‘

Full Adder using two half adders

Subtracter Subtracter circuits take two binary numbers as input and subtract one binary number input from the other binary number input. Similar to adders, it gives out two outputs, difference and borrow (carry-in the case of Adder). There are two types of subtracters. Half Subtracter. Full Subtracter.

Half Subtracter The half- subtracter is a combinational circuit which is used to perform subtraction of two bits. It has two inputs, X (minuend) and Y (subtrahend) and two outputs D (difference) and B (borrow). The logic symbol and truth table are shown below. X

Truth table X Y DIFFERENCE BORROW O 1

CIRCUIT X Y DIFFERENCE BORROW O 1

Full Subtracter A full subtracter is a combinational circuit that performs subtraction involving three bits, namely minuend, subtrahend, and borrow-in. The logic symbol and truth table are shown below.

Truth table X Y Z DIFFERENCE BORROW 1

CIRCUIT

FULL SUBTRACTER USING TWO HALF SUBTRACTER

Multi bit adder =0

Comparator Comparators can compare either a variable number X (xn xn-1 ... x3 x2 x1) with a predefined constant C (cn cn-1 ... c3 c2 c1) or two variable numbers X and Y. In the first case the implementation reduces to a series of cascaded AND and OR logic gates. If the comparator answers the question 'X>C?' then its hardware implementation is designed according to the following rules: The number X has two types of binary figures: bits corresponding to '1' in the predefined constant and bits corresponding to '0' in the predefined constant. The bits of the number X corresponding to '1' are supplied to AND gates The bits corresponding to '0' are supplied to OR logic gates If the least significant bits of the predefined constant are '10' then bit X0 is supplied to the same AND gate as bit X1.   

Multiplexer(many into one) A multiplexer (MUX) is a digital switch which connects data from one of n sources to the output. A number of select inputs determine which data source is connected to the output S Y A 1 B

Mechanical Equivalent of a Multiplexer

Example : 4:1 MUX S1 S0 Y IO 1 I1 O I2 I3

Circuit

De-multiplexers They are digital switches which connect data from one input source to one of n outputs. Usually implemented by using n-to-2n binary decoders where the decoder enable line is used for data input of the de-multiplexer

Example: 1-to-4 De-multiplexer S1 S0 F0 F1 F2 F3 D 1 Truth Table

Mux-Demux Application Example

Decoder It basically generates all the minterms. If there are n inputs ,then no. of outputs <= 2^n

Example - 2-to-4 Binary Decoder F0 F1 F2 F3 1

Circuit

Truth table of 3 to 8 decoder

Circuit Diagram (3-to-8 binary decoder)

encoder An encoder is a combinational circuit that performs the inverse operation of a decoder. If a device output code has fewer bits than the input code has, the device is usually called an encoder. e.g. 2n-to-n, priority encoders. The simplest encoder is a 2n-to-n binary encoder, where it has only one of 2n inputs = 1 and the output is the n-bit binary number corresponding to the active input.

Example - Octal-to-Binary Encoder

Y0=I1+I3+I5+I7 Y1=I2+I3+I6+I7 Y2=I4+I5+I6+I7 Circuit Y0=I1+I3+I5+I7 Y1=I2+I3+I6+I7 Y2=I4+I5+I6+I7

Encoder -decoderApplication Example