NI Platform for Spectrum Monitoring Systems

Slides:



Advertisements
Similar presentations
Senior Algorithm Engineer Aeroflex Test Solutions Stevenage, UK
Advertisements

Apache ANAN-10 SDR By Rick Bandla (VE3CVG) October 1, 2013 For WCARC.
Overview and Basics of Software Defined Radios INSTRUCTOR: Dr. George Collins By Praveen Kumar Chukka
Design and Realization of HF Station Prototype
01/10/2013 Ebro Observatory, October 1st, 2013 New Technology involved in SWING: Software Radio and HF Links A.L. Saverino A.Capria, F.Berizzi, M. Martorella,
Polar Loop Transmitter T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, D. Koh, D. Ripley, F. Balteanu, I. Gheorghe.
1 Summary of SDR Analog radio systems are being replaced by digital radio systems for various radio applications. SDR technology aims to take advantage.
Case Study Portable Wireless Network for Emergency Response.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Moore’s Law and Modular Instrument Technology Speaker/Author:Paul Packebush Senior Group Manager Corporate Metrology, R&D National Instruments N.
Resources: Hardware and Software Senior Design – Fall 2011.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
Introducing Zynq-7000 EPP The First Extensible Processing Platform Family March 2011.
Advantages of Reconfigurable System Architectures
System Elements HighPoint Broadband Delivery System Sector 1 Sector 3
RSA5000 Series Spectrum Analyzer Fact Sheet Instant Insight and Discovery of Unseen Phenomena Discover, Trigger, Capture, Analyze Discover design issues.
FPGA based Software Defined Radio Centre de Recherche INRIA – Rennes Bretagne Atlantique Abstract Software defined radio (SDR) opens a new door to future.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Low Cost Radar and Sonar using Open Source Hardware and Software
The GNU in RADIO Shravan Rayanchu. SDR Getting the code close to the antenna –Software defines the waveform –Replace analog signal processing with Digital.
Rapid prototyping platforms. Giving you the freedom to design solutions Providing Adopting Technology Adopting Technology to Process the Future.
Developing a SDR Testbed Alex Dolan Mohammad Khan Ahmet Unsal Project Advisor Dr. Aditya Ramamoorthy.
SDR Transceivers.
RSA6000 Series Spectrum Analyzer Fact Sheet Instant insight and discovery of unseen phenomena Discover, Trigger, Capture, Analyze Discover design issues.
SW and HW platforms for development of SDR systems SW: Model-Based Design and SDR HW: Concept of Modular Design and Solutions Fabio Ancona Sundance Italia.
PADS Power Aware Distributed Systems Architecture Approaches USC Information Sciences Institute Brian Schott, Bob Parker UCLA Mani Srivastava Rockwell.
Presentation for: ILA October 16, 2007 Producing the next generation of Integrated GPS/eLoran Receivers Integrated eLoran/GPS Receiver Development Platform.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
DSP Techniques for Software Radio A System Example Dr. Jamil Ahmad.
June, 1999©Vanu, Inc. Vanu Bose Vanu, Inc. Programming the Physical Layer in Wireless Networks.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
1 MIPI Interfaces in a Mobile Platform This picture is only an illustrative example for several ways of integration with the purpose of demonstrating.
What is CRKIT Framework ? Baseband Processor :  FPGA-based off-the-shelf board  Control up to 4 full-duplex wideband radios  FPGA-based System-on-Chip.
1 Modeling Considerations for the Hardware-Software Co-design of Flexible Modern Wireless Transceivers Benjamin Drozdenko, Matthew Zimmermann, Tuan Dao,
AMSAT-SA Digital Transponder, telemetry and command system.
Baseband Platforms - Architecture
Freescale Integrated Communications Processors
Voice Controlled Robot by Cell Phone with Android App
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
Panel Session: 5G Test and Measurement
M. Bellato INFN Padova and U. Marconi INFN Bologna
Stefano Levorato INFN Trieste
Software Defined Radio
RF section Control section Output Section Df Df Df CPU Hybrid LC
Low Cost Radar and Sonar using Open Source Hardware and Software
Digital Down Converter (DDC)
High-Level Hardware-Software Co-design of an 802
Hands On SoC FPGA Design
Introduction to Programmable Logic
Slide 1 Portfolio Positioning Site Master VNA Master Spectrum Master BTS/Cell Master LMR Master Value Performance Models88941 Cable & Antenna1.6 / 4 /
Texas Instruments TDA2x and Vision SDK
ENG3050 Embedded Reconfigurable Computing Systems
MOBILE DEVICE OPERATING SYSTEM
FPGAs in AWS and First Use Cases, Kees Vissers
The Hardware of Software Defined Radios
Low Latency Analytics HPC Clusters
StorFly-IES Intelligent External Storage for Industrial-IoT ®
RF Front End Radio Design- Simulations and Specifications
المحور 3 : العمليات الأساسية والمفاهيم
A Comparison of Field Programmable Gate
הודעות ריענון מהיר והרחבות דגימת אות Low-Level
ADALM-PLUTO KEY FEATURES ADALM-PLUTO runs embedded Linux! U-Boot Linux kernel Username “root” and Root password: “analog” buildroot Busybox ~2 second.
A Software Defined Radio for the Masses, Part 4
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Implementation of a GNSS Space Receiver on a Zynq
Introduction to Single Board Computer
FAN5358 2MHz, 500mA, SC70 Synchronous Buck Regulator
Cluster Computers.
Presentation transcript:

NI Platform for Spectrum Monitoring Systems Abhay Samant Section Manager, RF and Wireless Communications

Elements of a Spectrum Monitoring System Software is the Hard Part!!! 1 to N Radio Front Ends Multi-Processor Architecture System Completion Tx Rx CPU GPU FPGA DSP Mechanicals Data Bus Data Bus Storage Hardware is Commoditized Storage is Commoditized

NI’s Platform-Based Approach to Spectrum Monitoring NI’s Software Integrates all Aspects of System Design Hardware Integration Integrated support for wide range NI RF hardware Deployment platforms from highly-portable to high- performance Algorithm Development Deep LabVIEW signal processing libraries RFNoC and GNU radio toolchain support C, C++, .M, and VHDL integration System Completion An ecosystem of partners and developers Better usability with native GUI and built-in remote access Hardware synchronization and data storage Tx Rx CPU GPU FPGA DSP Mechanicals Data Bus Data Bus Storage

Scalable Platform for RF and Wireless Communication Common LabVIEW Graphical System Design Software mmWave Transceiver mmWave 2 GHz BW 76 GHz Fc High Performance VSA 765 MHz BW 26.5 GHz Fc Software Designed Instrumentation VST 200 MHz BW 6 GHz Fc FlexRIO 200 MHz BW 4.4 GHz Fc High Performance RF and Baseband Transceivers Performance High Performance SDR Prototyping USRP RIO 160 MHz BW 6 GHz Fc Host Based SDR Prototyping USRP 20 MHz BW 6 GHz Fc Maximum SFDR of 117 dB (1 Hz BW) at 20 GHz Price

Benefits of LabVIEW for Spectrum Monitoring CPU GPU FPGA DSP Tx Rx Radio Front Ends System Completion Get up and running quickly with broad range of example programs Maximize hardware performance with advanced driver API’s Wide range of receivers w/ user-programmable FPGAs Quickly develop FPGA software using LabVIEW Fast prototyping using broad range of existing signal processing IP Easily Integrate IP from various languages including: C, C++, G, .m, and VHDL Control systems remotely using remote access technologies Stream massive signal bandwidth to hard disk Leverage ecosystem of more than 100,000 LabVIEW developers and partners

PXIe-5667 System (7 GHz) PXIe-5694 Characteristics PXIe-5667 ITU Handbook Frequency Range 20 Hz - 3.6 GHz 20 Hz - 7.0 GHz 20 MHz – 3 GHz Preselection Sub-octave Filters Noise Figure 12 dB < 3 GHz 14 dB < 7 GHz 12 dB Second Harmonic Intercept >+80 dBm +40 dBm IP3 >+17 dBm +10 dBm Phase Noise @ 10 kHz > -129 dBc/Hz -100 dBc/Hz Scan Rate 30 GHz/sec -- PXIe-5694 Bank of Selectible IF Roofing Filters PXIe-5693 Bank of Selectable RF Bandpass Filters Complete PXIe-5667 system. Note: PXIe-5667 is based on 14 GHz PXIe-5665 – but front end filters limit max frequency to 7 GHz PXIe-5667 is Fully Compliant to ITU Receiver Specifications

NI PXIe 26.5 GHz Vector Signal Analyzer Specifications Frequency Range 20 Hz to 26.5 GHz Analysis BW 320 MHz below 3.6 GHz 765 MHz above 3.6 GHz Phase Noise (typ, @10 kHz offset) -129 dBc/Hz @ 1 GHz Nom RMS Noise Floor (without pre-amp*) < -155 dBm/Hz (1 GHz) < -145 dBm/Hz (26 GHz) TOI > +20 dBm (20 Hz to 26 GHz) Flexibility Kintex-7 410T FPGA Programmable w/ LabVIEW No. of Slots 7 *Noise floor at 1 GHz is -165 dBm/Hz with pre-amp engaged Add Heavenly

Ettus Research USRP Family Bus B2xx Embedded E3xx Networked N2xx High Performance X3xx Frequency (Hz) 70 M – 6 G DC-30M & 10M–6G Bandwidth 56MHz (32 MHz in 2x2) 40 MHz 160 MHz Channels 2 Tx, 2 Rx w/ filter banks 1 Tx, 1Rx RF Performance Good Better Best Architecture Integrated RF Integrated RF RF Daughterboard RF Daughterboards Communication USB 1GbE 10GbE or PCIe MIMO Capability 2x2 Up to 2x2 2x2 to 256x256 LabVIEW Support Yes No NI Version USRP-290x None USRP-292x USRP-293x USRP-294x USRP295x Open S/W Ecosystem GNU Radio C++ MatLab Xilinx ISE Xilinx Vivado C Coder HDL Coder Simulink

USRP E-Series Overview Specs Frequency Range: 70MHz - 6 GHz, 10dBm power output 2x2 MIMO standard configuration ~ 50 MHz BW / channel Xilinx Zynq-7020 ARM Dual-Core Cortex A9 @ 667MHz 1GB Processor RAM 512 MB FPGA RAM 120x90x50 mm, 375g 3-9 W Applications Mobile Network research Network testbeds Small, portable, low cost spectrum monitor Small UAVs Handheld universal communicator Features I/O: GigE, Audio in/out, USB 2.0 Host, GPS In Micro SD memory card slot Invensys MPU-9150A 10-axis IMU 3-axis MEMs Gyro, Accelerometer & Magnetometer Barometric Altimeter U-BLOX AMY6-M GPS Receiver Derivatives Waterproof - IP67 4 Rx to TDOA/DF Applications OEM/Unboxed Battery

E312 Battery Battery life powered down ~160hr Battery life on idle ~5:30hr Battery life on full load (1x1 TX/RX @5GHz, 1Mhz, 100%) ~2:20hr Battery life on full load (2x2 TX/RX @5GHz, 1Mhz, 100%) ~1:45hr Battery charge time to full ~2:00hr

E313 IP67 Enclosure Power Over Ethernet (POE) DC-DC Lightning Protection E310 or E312 Thermally Connected to Enclosure

High Sensitivity Dual Rx X-Series Daughterboard Q2 2016 High Sensitivity Dual Rx X-Series Daughterboard Designed for regular monitoring and/or to gather wireless signal intelligence data Provides spectrum measurements from 10 MHz to 6 GHz Unlike existing Ettus Research direct conversion daughter-boards, will have two receive channels and a super-heterodyne front end which will deliver residual spurious performance better than -100 dBm. Target Applications: Direction Finding Spectrum Monitoring SIGINT/COMINT/ELINT

Roadmap Wider bandwidth Higher Frequencies Signal Conditioning CPU GPU FPGA DSP Tx Rx Radio Front Ends System Completion Wider bandwidth Higher Frequencies Signal Conditioning Multi-channel synchronization Seamless support for heterogeneous compute nodes Latency Streaming System Level abstraction Deployment Data storage Software for data analytics and insight Foster open ecosystem