1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm)

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

CMOS Fabrication EMT 251.
GaAs MESFET Process Flow
Simplified Example of a LOCOS Fabrication Process
Fabrication pH Electrode Using Lift-Off Method and Electrodeposition Presented by Na Zhang.
ECE/ChE 4752: Microelectronics Processing Laboratory
Lithography – Basic Concept
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
Creating Snow flake structures using EBL Date:January 2011 by:Lejmarc Snowball Principle Investigator:Dr. William Knowlton for:Nanoscale Materials and.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
Device Fabrication Example
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
Digital Integrated Circuits © Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Lecture 4 Photolithography.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Lithographic Processes
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
IC Process Integration
I.C. Technology Processing Course Trinity College Dublin.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
BioMEMS Device Fabrication Procedure Theresa Valentine 8/19/03.
Introduction to Wafer fabrication Process
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
PTC Proposal Seongjin Jang September 09, Submit Application To PTC All the users should submit their process-related information to Process Technology.
NanoFab Trainer Nick Reeder June 28, 2012.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
VCSEL Fabrication Processing
Fundamentals of Semiconductor Physics 万 歆 Zhejiang Institute of Modern Physics Fall 2006.
FULTEC / RPI GaN MESFET Process Flow
CMOS VLSI Fabrication.
CMOS FABRICATION.
Side ViewTop View Beginning from a silicon wafer.
CMOS Fabrication EMT 251.
MOSCAP Characterization of SNF ALD
Lecture 2 State-of-the art of CMOS Technology
Process technology. Process Technology 2 MMIC-HEMT, ETH Zürich Electrical nm contacts, Uni Basel Luft InP 70 nm DFB Laser, WSI München Applications: Nano.
Wisconsin Center for Applied Microelectronics
EE 3311/7312 MOSFET Fabrication
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Capturing Ion-Soild Interactions with MOS structures
Simplified process flow for bonding interface characterization
Lithography.
Manufacturing Process I
1) Wafer Cleaning Oxidizing – Field Oxide
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
Lecture 9.1 Building a FET.
BioMEMS Device Fabrication Procedure
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Manufacturing Process I
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Manufacturing Process I
Photolithography.
Presentation transcript:

1) Wafer Cleaning Oxidizing – Field Oxide (~130 nm) 2) Lithography 1 – Open Source and Drain Oxide Etch P - implantation (35 keV; 2E14 cm-2) 3) Lithography 2 – Remove field oxide from the Gate Oxide Etch (BOE: ~700Å/min) Gate Oxidation (20 nm) 4) Lithography 3 – Remove gate oxide from Source and Drain Oxide etch Lithography 4 – Create Contacts for Source, Drain and Gate, Metallization (Al – 150 nm) Lift Off 5) Characterization

Cleaning Process 1-0-0 p-Si wafer We will sink the wafers in a 2% HF bath to remove the natural oxide. 1-0-0 p-Si

We need to grow a field oxide on the Si surface We need to grow a field oxide on the Si surface. We will oxidize (dry) the wafer at 1100 ˚C for 50 min. 1-0-0 p-Si wafer We expect to get an oxide thickness of 130 nm . After the oxidation we will measure the oxide thickness by Ellipsometer 1-0-0 p-Si

Lithography 1- Open Source and Drain We will load the wafer in the maskless lithography maskin and expose the photoresist. After the exposure we will sink the wafer into a developer bath for about 1min. Inspection-Hardbake 120 ˚C for 3 min. 1-0-0 p-Si wafer We will spinn (4500 rpm, 1 min) a positive photoresist (microposit 1805) on the oxide surface. After the spinning the wafer will be softbaked at 110 ˚C for 1 minute 20 sec on the hotplate. 1-0-0 p-Si

Source and Drain etching 1-0-0 p-Si wafer We will sink the wafer into a Buffrad Oxide Etch bath (BOE). Etch rate 70 nm/min. 1-0-0 p-Si

Implantation energy is 36 keV and the dose is 2E14cm-2. P – ions implantation S D 1-0-0 p-Si wafer Implantation energy is 36 keV and the dose is 2E14cm-2. 1-0-0 p-Si

Lithography 2 – Remove field oxide from the Gate We will load the wafer in the maskless lithography maskin and expose the photoresist. After the exposure we will sink the wafer into a developer bath . Inspection-Hardbake 120 ˚C for 3 min. S D 1-0-0 p-Si wafer We will spinn (4500 rpm, 1 min) positive photoresist on the oxide surface. After the spinning the wafer will be softbaked at 110 ˚C for 1 minute 20 sec on the hotplate. 1-0-0 p-Si

Oxide Etch S D 1-0-0 p-Si wafer We will sink the wafer into a Buffrad Oxide Etch bath to etch the oxide. 1-0-0 p-Si

Gate Oxidation We will grow a thin high quality oxide layer on the surface. The expected oxide thickness is 20 nm 1-0-0 p-Si wafer We will remove the photoresist by aceton and piranha solution (H2SO4+H2O2). 1-0-0 p-Si

Lithography 3 – Remove gate oxide from Source and Drain We will load the wafer in the maskless lithography maskin and expose the photoresist. After the exposure we will sink the wafer into a developer bath . Inspection-Hardbake 120 ˚C for 3 min. 1-0-0 p-Si wafer We will spinn (4500 rpm, 1 min) positive photoresist on the oxide surface. The wafer will be sotbaked at 110 ˚C for 1 minute 20 sec. 1-0-0 p-Si

We will sink the wafer into a Buffrad Oxide Etch bath. 1-0-0 p-Si wafer We will sink the wafer into a Buffrad Oxide Etch bath. 1-0-0 p-Si

Lithography 4 – Create Contacts for Source, Drain and Gate We will load the wafer in the maskless lithography maskin and expose the photoresist. After the exposure we will sink the wafer into a developer bath . 1-0-0 p-Si wafer We will spinn (4500 rpm, 1 min) positive photoresist 1813 on the oxide surface. The wafer will be sotbaked at 110 ˚C for 1 minute 20 sec. 1-0-0 p-Si

Metallization 1-0-0 p-Si wafer We will put the wafers in an e-beam evaporation chamber to deposit Al (150 nm) onto the surface 1-0-0 p-Si

to remove the Al layer above the photoresist. Lift-Off G S D 1-0-0 p-Si wafer We will put the wafers in a aceton bath combined with an ultrasonic bath to remove the Al layer above the photoresist. 1-0-0 p-Si G S D