November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Scenario-based PA Method for Dynamic Component-Based Systems Egor Bondarev, Michel Chaudron,

Slides:



Advertisements
Similar presentations
November 21, 2005Egor Bondarev, Michel Chaudron, Peter de With Evaluating Quality Properties of Component-based Software Architectures Egor BondarevMichel.
Advertisements

© 2004 Wayne Wolf Topics Task-level partitioning. Hardware/software partitioning.  Bus-based systems.
Technische universiteit eindhoven November 2000Ad Verschueren and Bart Theelen1 The Multi Micro Processor Eindhoven.
Flexible Scheduling of Software with Logical Execution Time Constraints* Stefan Resmerita and Patricia Derler University of Salzburg, Austria *UC Berkeley,
System-level Trade-off of Networks-on-Chip Architecture Choices Network-on-Chip System-on-Chip Group, CSE-IMM, DTU.
Yaron Doweck Yael Einziger Supervisor: Mike Sumszyk Spring 2011 Semester Project.
Vakgroep Informatietechnologie – IBCN Software Architecture Prof.Dr.ir. F. Gielen Quality Attributes & Tactics (2) Performance.
Requirements and Solutions for Timing Analysis of Automotive Systems Saoussen Anssi 1, Sébastien Gérard 2, Arnaud Albinet 1, François Terrier 2 1 Continental.
Presented by: Thabet Kacem Spring Outline Contributions Introduction Proposed Approach Related Work Reconception of ADLs XTEAM Tool Chain Discussion.
Verification/Simulati on –GUI for simulation and formal verification –Simulator: Exploration of dynamic behavior Checking.
Towards Target-Level Testing and Debugging Tools For Embedded Software Harry Koehnemann, Arizona State University Dr. Timothy Lindquist, Arizona State.
Fault Detection in a HW/SW CoDesign Environment Prepared by A. Gaye Soykök.
Architecture Modeling and Analysis for Embedded Systems Oleg Sokolsky CIS700 Fall 2005.
GridFlow: Workflow Management for Grid Computing Kavita Shinde.
1 Institut für Datentechnik und Kommunikationetze Sensitivity Analysis & System Robustness Maximization Short Overview Bologna, Arne Hamann.
Reducing Occurrences of Priority Inversion in MSoC's using Dynamic Processor Priority Assignment Mikael Collin Mladen Nikitovic Christer Norström Research.
High-level System Modeling and Power Management Techniques Jinfeng Liu Dept. of ECE, UC Irvine Sep
Energy Evaluation Methodology for Platform Based System-On- Chip Design Hildingsson, K.; Arslan, T.; Erdogan, A.T.; VLSI, Proceedings. IEEE Computer.
Embedded and Real Time Systems Lecture #4 David Andrews
Ritu Varma Roshanak Roshandel Manu Prasanna
Chapter 13 Embedded Systems
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
ITEA Dependable Component Based Software for CE Devices Robocop & Space4U Experiences Tutorial at ICCE 2006.
Courseware Basics of Real-Time Scheduling Jan Madsen Informatics and Mathematical Modelling Technical University of Denmark Richard Petersens Plads, Building.
November 18, 2004 Embedded System Design Flow Arkadeb Ghosal Alessandro Pinto Daniele Gasperini Alberto Sangiovanni-Vincentelli
1 Presenter: Chien-Chih Chen Proceedings of the 2002 workshop on Memory system performance.
Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.
1 Presenter: Ming-Shiun Yang Sah, A., Balakrishnan, M., Panda, P.R. Design, Automation & Test in Europe Conference & Exhibition, DATE ‘09. A Generic.
Effective Methods for Software and Systems Integration
Software Performance Analysis Using CodeAnalyst for Windows Sherry Hurwitz SW Applications Manager SRD Advanced Micro Devices Lei.
Multicore In Real-Time Systems – Temporal Isolation Challenges Due To Shared Resources Ondřej Kotaba, Jan Nowotsch, Michael Paulitsch, Stefan.
Presenter: Zong Ze-Huang Fast and Accurate Resource Conflict Simulation for Performance Analysis of Multi- Core Systems Stattelmann, S. ; Bringmann, O.
Probabilistic Preemption Control using Frequency Scaling for Sporadic Real-time Tasks Abhilash Thekkilakattil, Radu Dobrin and Sasikumar Punnekkat.
1 H ardware D escription L anguages Modeling Digital Systems.
Real-Time Systems Mark Stanovich. Introduction System with timing constraints (e.g., deadlines) What makes a real-time system different? – Meeting timing.
- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.
Performance evaluation of component-based software systems Seminar of Component Engineering course Rofideh hadighi 7 Jan 2010.
NC STATE UNIVERSITY Center for Embedded Systems Research (CESR) Electrical & Computer Engineering North Carolina State University Ali El-Haj-Mahmoud and.
MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.
10/03/05 Johan Muskens ( TU/e Computer Science, System Architecture and Networking.
Presentation by Tom Hummel OverSoC: A Framework for the Exploration of RTOS for RSoC Platforms.
Safely Exploiting Multithreaded Processors to Tolerate Memory Latency
System-level power analysis and estimation September 20, 2006 Chong-Min Kyung.
> Power Supervison Desired Output level Source Diesel Valve Sink Diesel Valve > Valve Regulator Sink T = 40 ms Air Valve CBSE Course The SaveComp Component.
Accurate Prediction of Power Consumption in Sensor Networks University of Tubingen, Germany In EmNetS 2005 Presented by Han.
General requirements for BES III offline & EF selection software Weidong Li.
1 of 14 Lab 2: Formal verification with UPPAAL. 2 of 14 2 The gossiping persons There are n persons. All have one secret to tell, which is not known to.
1 of 14 Lab 2: Design-Space Exploration with MPARM.
POLITECNICO DI MILANO A SystemC-based methodology for the simulation of dynamically reconfigurable embedded systems Dynamic Reconfigurability in Embedded.
Resource Optimization for Publisher/Subscriber-based Avionics Systems Institute for Software Integrated Systems Vanderbilt University Nashville, Tennessee.
Introduction to Performance Tuning Chia-heng Tu PAS Lab Summer Workshop 2009 June 30,
April 15, 2013 Atul Kwatra Principal Engineer Intel Corporation Hardware/Software Co-design using SystemC/TLM – Challenges & Opportunities ISCUG ’13.
Marilyn Wolf1 With contributions from:
Andreas Hoffmann Andreas Ropers Tim Kogel Stefan Pees Prof
EEE Embedded Systems Design Process in Operating Systems 서강대학교 전자공학과
SystemC Simulation Based Memory Controller Optimization
ESE532: System-on-a-Chip Architecture
FPGA: Real needs and limits
Hardware Support for Embedded Operating System Security
Real-time Software Design
Lecture 24: Process Scheduling Examples and for Real-time Systems
Houssam-Eddine Zahaf, Giuseppe Lipari, Luca Abeni RTNS’17
Operating Systems CPU Scheduling.
Gabor Madl Ph.D. Candidate, UC Irvine Advisor: Nikil Dutt
The Extensible Tool-chain for Evaluation of Architectural Models
Shanna-Shaye Forbes Ben Lickly Man-Kit Leung
The Extensible Tool-chain for Evaluation of Architectural Models
Chapter 1 Introduction.
Automated Analysis and Code Generation for Domain-Specific Models
Presented By: Darlene Banta
Presentation transcript:

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Scenario-based PA Method for Dynamic Component-Based Systems Egor Bondarev, Michel Chaudron, Peter de With Eindhoven University of Technology, The Netherlands

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Problem Statement -To accurately predict the performance attributes -of software component-based systems -built on multiprocessor architectures Performance attributes Timing behaviour, Processor usage, Memory consumption, Bus load

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Example Problem: Car Navigation System (CNS)

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With CNS: Architectural Alternatives 1. Predict performance for every alternative 2. Find optimal alternatives in terms of: Resource usage+ Performance + Robustness + …

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Proposed Solution 1.Models for both software- and hardware components. 2.Scenarios-based evaluation The designer can focus on critical run-time configurations. Allows trade-off between modeling effort and accuracy. 3.Simulation of scenarios + schedulability analysis Based on the following concepts

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Performance Prediction Approach (2/2) Input Application requirements Design (assemble) Real-time application Models Component Resource model Component Resource model Component Behaviour model Component Behaviour model has Compile models / reconstruct tasks Execution architecture (tasks) Simulate task execution Task execution timeline Validate Real-time and performance properties Analyze predicted for Construct Application Scenario model Application Scenario model ! ! ! Real-time aware components Real-time aware components Select

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Behaviour and Resource Models BehavourModel_MPEG4Decoder_Component behaviour operation IDecode.decodeFrame() calls IBufferAccess.getElement() passedBits = 0 returnedBits = 1024 synchronous = TRUE numberOfIterations = 1 calls IBufferAccess.storeElement() passedBits = 1024 returnedBits = 1 synchronous = TRUE numberOfIterations = 1 BehavourModel_MPEG4Decoder_Component behaviour operation IDecode.decodeFrame() calls IBufferAccess.getElement() passedBits = 0 returnedBits = 1024 synchronous = TRUE numberOfIterations = 1 calls IBufferAccess.storeElement() passedBits = 1024 returnedBits = 1 synchronous = TRUE numberOfIterations = 1 ResourceModel_MPEG4Decoder_Component resource use operation IDecode.decodeFrame() cpu claim max = 1E7 cycles (reference processor) aver = 1E5 cycles (reference processor) min = 1E4 cycles (reference processor) mem claim = 10 KB mem release = 3 KB ResourceModel_MPEG4Decoder_Component resource use operation IDecode.decodeFrame() cpu claim max = 1E7 cycles (reference processor) aver = 1E5 cycles (reference processor) min = 1E4 cycles (reference processor) mem claim = 10 KB mem release = 3 KB IDecodeIBufferAccess decodeFrame() getElement() storeElement()

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Composition of Software Components

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Composition of Hardware Components 1.Performance model specifies IP processing capabilities. For processing core frequency rate and scheduling policy; For memory a memory size and addressing type; For bus bit-size, frequency and arbitration policy

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With SW / HW Mapping

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Application Scenario Modelling A scenario model defines environmental events or system interrupts application level stimuli (task triggers) for a specific hw/sw-configuration (composition structure)

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With The generated task specifies sequence of constituent method invocations period, deadline, priority, synchronization constraints Composing the Models Service_A Service_B Operation_B Operation_C Service_CService_D Operation_D Operation_F Service_F Operation_E Task Trigger (period 40 ms) Operation_A TaskTrigger invoke InterfaceX.OperationA period 40 ms offset 0 ms deadline 40 ms Application Scenario Model: Component Resource Model: Operation_E CPU claim = 3ms 30 ms Component Behavior Model: OperationA() calls InterfaceZ.OperationB() InterfaceY.OperationC() nmbIterations = 1

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Scenario Simulation + Analysis Simulation time Mem load Simulation time Bus load Simulation or Schedulability analysis are performed with scheduling algorithms deployed on the target OS (RMA, EDF, CBS) Simulation results in task latencies, number of missed deadlines, CPU, memory and bus utilization

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Not mentioned Facilities and Benefits Modelling of parameter-dependent behaviour and resource usage Multiple-platform resource models Task synchronization aspects can be modeled Component mapping on multiprocessor architecture Multidimensional design space exploration robusteness vs cost, memory_load vs cpu_load, etc

November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Framework Deployment Issues We have developed a tool chain supporting the design activities We have validated the prediction approach by MPEG4 Decoder case study: prediction accuracy of task latencies is > 90% Real-Time Prediction Framework