Improving insulating property of sol-gel processed gate dielectrics.

Slides:



Advertisements
Similar presentations
What is Nanotechnology
Advertisements

Spatially Distributed Experimentation to Understand ALD Process Chemistry Rubloff Research Group Accomplishments.
FABRICATION PROCESSES
Analysis of nanostructural layers using low frequency impedance spectroscopy Hans G. L. Coster Part 2: Dielectric Structure Refinement.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Nano Fabrication Nano Fabrication.
Chun-Chieh Lu Carbon-based devices on flexible substrate 1.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Valter Reedo 1,2, Martin Järvekülg 1,2, A. Lukner 1, K. Keevend 1, A. Lõhmus 1, U. Mäeorg 2 1 Institute of Physics, University of Tartu, Riia 142, EE
High-K Dielectrics The Future of Silicon Transistors
Dielectric Properties of Ceramic Thin Films Mara Howell Materials Science and Engineering Junior, Purdue University Professor Kvam, Research Advisor.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Solution processible Inorganic Nanocrystal based Thin-film Transistor Hongki Kang EE235 April
Epitaxial Growth of Ferroelectric Titanate Layers by Sol-Gel Routes Muhammad Salameh Prof. Eric P. Kvam.
Hydrothermal Processing of Ba X Sr (1-X) TiO 3 Presented By: Adam Chamberlain Advisors: Elliot Slamovich Mark McCormick.
High-  Dielectric for Flexible Displays using Anodized Tantalum Pentoxide Jovan Trujillo Advisor: Dr. Gregory B. Raupp Department of Chemical Engineering.
Thin film deposition techniques II. Chemical Vapor deposition (CVD)
Next Generation Integrated Circuits 300 mm wafers Copper metallization Low-K dielectric under interconnect lines High-K dielectric under gate Silicon-on-insulator.
Properties of Nanodomain Polymer Derived SiCO Dongjoon Ahn University of Colorado at Boulder Department.
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
Atomic Layer Deposition for SCRF RF in the MTA 11/15/10 J. Norem ANL/HEP.
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
ECE/ChE 4752: Microelectronics Processing Laboratory
EE143 – Ali Javey Section 5: Thin Film Deposition Part 2: Chemical Methods Jaeger Chapter 6.
Surface micromachining
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
1 Atomic Layer Deposition (ALD) Presented by Myo Min Thein EE 518 Class Presentation, Penn State Spring 2006 Instructor: Dr. J. Ruzyllo.
Be careful what you wish for. SiO2 backside protection A coating of SiO2 is deposited on the backside of the wafer to insolate it from the doping process.
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
U T JOHN G. EKERDT RESEARCH FOCUS We study surface and materials chemistry as it relates to the growth and properties of ultrathin metal, dielectric and.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
Etching of Organo-Siloxane Thin Layer by Thermal and Chemical Methods
Passivation of HPGe Detectors at LNL-INFN Speaker: Gianluigi Maggioni Materials & Detectors Laboratory (LNL-INFN) Scientific Manager: Prof. Gianantonio.
Atomic Layer Deposition for Microchannel Plates Jeffrey Elam Argonne National Laboratory September 24, 2009.
Department of Chemistry , SungKyunKwan University
Electro-Ceramics Lab. Electrical Properties of SrBi 2 Ta 2 O 9 Thin Films Prepared by r.f. magnetron sputtering Electro-ceramics laboratory Department.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
1 12&13/05/2005 Review Meeting More Moore_SP3-WP CONSORTIUM CONFIDENTIAL LTM contribution to SP3-WP6 Two tasks: 1.Thermal characterization of ultra thin.
Atomic Layer Deposition - ALD
31nm Al 2 O 3, ZrO 2, HfO 2, … M1 M2 M3 M4 M5 © imec 2002.
Spin-On Glass Films Matias Lehtinen
ALD Oxides Ju Hyung Nam, Woo Shik Jung, Ze Yuan, Jason Lin 1.
Thin films
EE412 Project: Corrosion resistant ALD coatings Alex Haemmerli and Joey Doll Mentor: J Provine.
Team Corrosion EE412 Week 4 Alex and Joey Mentor: J Provine.
ALD coating of porous materials and powders
SOL-GEL METHOD The sol-gel process may be described as: ”Formation of an oxide network through hydrolisis and polycondensation reactions of a molecular.
ALD Oxide Nanolaminates Final Presentation Member: Yi (Alice) Wu, Shimeng Yu, Shuang Li Mentor: J Provine.
CVD & ALD
Corrosion resistant ALD coatings
Funded by National Science Foundation
Atomic Layer Deposition (ALD)
Prof. Jang-Ung Park (박장웅)
Thin film technology, intro lecture
Team Corrosion EE412 Week 3 Alex and Joey Mentor: J Provine
A Study on Aluminum Oxide (Al2O3) Insulator Deposited by Mist-Chemical Vapor Deposition based on atmospheric pressure Dong-Hyun Kim1,Hyun-Jun Jung1 and.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Nanocrystal Diamond SEE Layer for MCP’s
Possible mirror coatings for POLLUX
اصول سنتز نانوذرات با روش ترسیب شیمیایی (1)
Studies of Interface Structure and Properties of Thin Films
Notes: The pH Scale The pH scale is used to measure the strength of an acid or a base. pH scale runs from 0 to 14.
John G. Ekerdt Professor, University of Texas at Austin
Effects of LER on MOSFET Electrical Behavior
Manufacturing Process I
Experiment No. 2 Preparation and standardization of approximately 0.1N sodium hydroxide (NaOH) by using standardized hydrochloric acid (HCl)
Ionic liquid gating of VO2 with a hBN interfacial barrier
Design and fabrication of a wafer-scale organic printed photonic chip
Presentation transcript:

Improving insulating property of sol-gel processed gate dielectrics

DISPLAY & PLASMA RESEARCH LABORATORY Ta doping on ZrO 2 gate dielectric 10 2 times lower leakage current Surface sol-gel ZrO 2 dielectric As applied electric field is increased, Effectiveness of Ta-doping in decreased

DISPLAY & PLASMA RESEARCH LABORATORY Rough surface increases leakage current Surface sol-gel film has relatively larger RMS (compared with ALD film) Surface sol-gel ZrO 2 dielectric

DISPLAY & PLASMA RESEARCH LABORATORY Successful TFT fabrication with SSG dielectric Using bilayer dielectric (HfO 2 /Polystyrene) 10 3 times lower leakage current by improved rms High-k/polymer bilayer dielectric

DISPLAY & PLASMA RESEARCH LABORATORY Decreased capacitance value 21.1nm PS has very low capacitance (k = 2.6) High-k/polymer bilayer dielectric

DISPLAY & PLASMA RESEARCH LABORATORY Bilayer organic/inorganic gate dielectric Thinner polymer layer – less capacitance degradation Using UV epoxy layer as polymer dielectric (Thickness is decreased during cross-linking) High-k/polymer bilayer dielectric

DISPLAY & PLASMA RESEARCH LABORATORY High-k/polymer bilayer dielectric Bilayer organic/inorganic gate dielectric Low RMS value: 0.3nm ALD HfO 2 film is very smooth RMS is slightly increased after organic coating

DISPLAY & PLASMA RESEARCH LABORATORY High-k/polymer bilayer dielectric Bilayer organic/inorganic gate dielectric As polymer layer is thin (10nm), capacitance degradation is minimized. Insulating property is also good (I g < ) Limitations: Low-k value of polymer layer Cannot endure active layer sol-gel coating process (high temp. annealing)

DISPLAY & PLASMA RESEARCH LABORATORY Thin, smooth coating of inorganic thin film General sol-gel spin-coating Gelation in acid-catalyzed condition Decreasing precursor conc. Decreasing hydrolysis rate Decreasing acidity Inorganic smoothing layer

DISPLAY & PLASMA RESEARCH LABORATORY Thin, smooth coating of inorganic thin film 1.8nm ultrathin film from 3g ZrCl 4 /l RMS – 0.3nm after 500ºC annealing Si Wafer 1.8nm ZrO 2 Inorganic smoothing layer

DISPLAY & PLASMA RESEARCH LABORATORY Chemical solution deposition of ZrO 2 Zr(C 3 H 7 O) 4 : hydrolysis in water Hydroxide precipitation in citric acid and H 2 O 2 Hydroxide re-dissolved by NH 4 OH addition Thin film <5nm easily achieved by spin-coating (very fine particle in colloid solution) Citric acid:Zr Inorganic smoothing layer

DISPLAY & PLASMA RESEARCH LABORATORY Inorganic smoothing layer Chemical solution deposition of ZrO 2 Smooth film – RMS < 0.5nm Not very dependent to precursor concentration and citric acid concentration

DISPLAY & PLASMA RESEARCH LABORATORY 10nm 20nm 40nm Inorganic smoothing layer Chemical solution deposition of ZrO 2 Smooth film – RMS < 0.5nm Thicker film tends to crystallize Ultrathin film maintained low RMS after annealing 3nm

DISPLAY & PLASMA RESEARCH LABORATORY Inorganic smoothing layer Chemical solution deposition of ZrO 2 High k~20, not dependent to citric acid concentration Relatively higher leakage current (compared with SSG dielectric)

DISPLAY & PLASMA RESEARCH LABORATORY Plasma treatment Improved insulating property of HfO 2 dielectric film Gate leakage suppression

DISPLAY & PLASMA RESEARCH LABORATORY Gate leakage suppression Plasma treatment HfCl 4 precursor and 250ºC annealing Removal of residual alkoxides and hydroxyl groups Hf 4f 7/2 and Hf 4f 5/2 energy levels: Binding energies of the Hf–O bonds Increased binding energy: Advancement of the O-Hf-O bonds Plasma treatment completes oxidation

DISPLAY & PLASMA RESEARCH LABORATORY Gate leakage suppression Plasma treatment Treatment was more effective than HfO 2 case Plasma annealing was effective But annealing plasma was not

DISPLAY & PLASMA RESEARCH LABORATORY Conclusion Bilayer dielectric is effective for reducing gate leakage current density Plasma treatment is effective for reducing gate leakage current density Future work (Gate Dielectric) Increasing thickness of SSG dielectric : 20 cycles 30,40 cycles Adopt sol-gel smoothing layer Oxygen plasma treatment (Active layer) SnO 2 active layer (New precursor: Tin tert-butoxide) Ta-doped SnO 2 active layer (Sol-gel on chip) Equipment setup (Revised paper) Transmittance/Sheet resistance data of WAW electrode, Band diagram, Ti electrode Conclusion & Future work