240-451 VLSI lecture, 2000 Lecture 4 MOS Circuits Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut.

Slides:

Advertisements

Similar presentations

Modern VLSI Design 3e: Chapter 3 Copyright 1998, 2002 Prentice Hall PTR Topics n Combinational logic functions. n Static complementary logic gate structures.

Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Introduction to Computer Engineering ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin.

Static CMOS Circuits.

FPGA-Based System Design: Chapter 2 Copyright 2003 Prentice Hall PTR Gate Design n Static complementary logic gate structures. n Switch logic. n Other.

L14: Boolean Logic and Basic Gates

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 3.

HDL Programming Fundamentals

Morgan Kaufmann Publishers

Multiplexer as a Universal Function Generator Lecture L6.7 Section 6.2.

ELEC Digital Logic Circuits Fall 2014 Logic Synthesis (Chapters 2-5) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and.

Lecture: 1.6 Tri-states, Mux, Latches & Flip Flops

ECE2030 Introduction to Computer Engineering Lecture 9: Combinational Logic, Mixed Logic Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.

Modern VLSI Design: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Combinational logic functions n Static complementary logic gate structures.

Design and Implementation of VLSI Systems (EN0160) lecture03 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.

CS 140L Lecture 1 Professor CK Cheng 3/31/02. CMOS Logic (3.2 – 3.6) Complementary Metal-Oxide Semiconductor.

Introduction to Computer Engineering by Richard E. Haskell Basic Logic Gates Module M1.1 Section 3.1.

TDC 311 Digital Logic. Truth Tables  AND  OR  NOT  NAND  NOR  XOR  XNOR.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 5 Dr. Shi Dept. of Electrical and Computer Engineering.

VLSI lecture, Semester I, 2000 Basic VLSI design systems and circuits Department of Computer Engineering, Prince of Songkla University.

Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Combinational logic functions. n Static complementary logic gate structures.

Chapter 3 Digital Logic Structures. 3-2 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000):

Digital Logic ENEL 111. Digital systems A digital system is a system whose inputs and outputs fall within a discrete, finite set of values Two main types.

Lecture 17: Digital Design Today’s topic –Intro to Boolean functions Reminders –HW 4 due Wednesday 10/8/2014 (extended) –HW 5 due Wednesday 10/15/2014.

VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.

Ch 4. Combinational Logic Design Principles Combinational Logic Circuit –Outputs depend only on its current inputs –No feedback loop Sequential Logic Circuit.

Complementary CMOS Logic Style Construction (cont.) Digital Integrated Circuits© Prentice Hall 1995 Introduction.

Complementary CMOS Logic Style Construction (cont.)

Modern VLSI Design 3e: Chapter 3Partly from 2002 Prentice Hall PTR week5-1 Lecture 14 CMOS Logic Gates Feb. 5, 2003.

Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.

Lecture 22: 11/19/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.

ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.

Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.

ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia Tech.

Basic logic gates  AND gate:The truth table is given by A.BBA

VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.

1 Ethics of Computing MONT 113G, Spring 2012 Session 5 Binary Addition.

1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]

VLSI, Lecture 5 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Design Rules.

Static CMOS Logic Seating chart updates

Lecture 6 Complex NMOS VLSI, 2000

Module 7.  In Module 3 we have learned about NAND gate – it is a combination of AND operation followed by NOT operation  Symbol A. B = Y  Logic Gate.

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

CSE 140: Components and Design Techniques for Digital Systems Lecture 6: Universal Gates CK Cheng Dept. of Computer Science and Engineering University.

Chapter 3 Digital Logic Structures

CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 2. NAND and XOR Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

1 ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of ECE Georgia Institute of Technology.

CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.

CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (

Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.

VLSI, Lecture 3 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut MOS INVERTERS.

VLSI, CMOS Technology Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut.

Digital Technology.

ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network

VLSI System Design Lecture: 1.3 COMS LOGICs

Lecture 6: Universal Gates

Universal gates.

Lecture 6: Universal Gates

Implementing a generic logic function in CMOS

Elec 2607 Digital Switching Circuits

Digital Logic Experiment

Dept. of Electrical and Computer Eng., NCTU

Logic Gates By: Asst Lec. Besma Nazar Nadhem

Chapter 6 (I) CMOS Layout of Complexe Gate

Lecture 2 NMOS Technology VLSI, 2000

Presentation transcript:

VLSI lecture, 2000 Lecture 4 MOS Circuits Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Combination & Sequential

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Combination & Sequential

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut CMOS logic style

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Example NAND gate

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut 4-input NAND gate

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Example : NOR gate

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Complex CMOS gate

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Complex gate structures A C B A B C Vdd Gnd Out Out = A+(B*C)... A B C And-Or-Invert (AOI) How to add terms?

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut A C B A B C Vdd Gnd Out Out = A+(B*C)... A B C And-Or-Invert (AOI) How to add terms? OAI/AOI duality

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Demorgans law in action Out = A*(B+C)... A B C Or-And-Invert (OAI) A C B A B C Vdd Gnd Out

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Demorgans law in action Out = A*(B+C)... A B C Or-And-Invert (OAI) A C B A B C Vdd Gnd Out

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Demorgans law in action Out = A*(B+C)... A B C Or-And-Invert (OAI) A C B A B C Vdd Gnd Out

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Demorgans law in action Out = A*(B+C)... A B C Or-And-Invert (OAI) A C B A B C Vdd Gnd Out

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Demorgans law in action Out = A*(B+C)... A B C Or-And-Invert (OAI) A C B A B C Vdd Gnd Out What is the Magic command to do this?

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut OAI/AOI duality A C B A B C Vdd Gnd Out A C B A B C Vdd Gnd Out

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Step by step layout XNOR gate The equation for XNOR is: –f = (a * b) + (a' * b') using DeMorgan's law on each of the two terms gives: –f = (a'+ b')' + (a + b)' using DeMorgan's law on the two terms together gives: –f = ((a'+ b') * (a + b))' This could be directly implemented with a single complementary CMOS gate: the equation is in a simple negated product of sums form. This form can be implemented with the standard Or-And-Invert (OAI) style gate.

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Non-inverter input However, using DeMorgan's law one more time on the left term gives: –f = ((a * b)' * (a + b)) This form uses no inverted inputs and can be implemented with two gates a NAND gate and an OAI gate. a b f

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Logic Graph

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Example CMOS

VLSI lecture, 2000 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Complex CMOS graph