14 Digital Systems.

Slides:



Advertisements
Similar presentations
التصميم المنطقي Second Course
Advertisements

ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.
Dr. ClincyLecture1 Appendix A – Part 2: Logic Circuits Current State or output of the device is affected by the previous states Circuit Flip Flops New.
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Counters Mano & Kime Sections 5-4, 5-5. Counters Ripple Counter Synchronous Binary Counters –Design with D Flip-Flops –Design with J-K Flip-Flops Counters.
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
Registers and Counters
SEQUENTIAL CIRCUITS USING TTL 74XX ICS
Registers and Counters
Chapter 1_4 Part II Counters
BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.
Registers and Counters
ECE2030 Introduction to Computer Engineering Lecture 15: Registers, Toggle Cells, Counters Prof. Hsien-Hsin Sean Lee School of Electrical and Computer.
© The McGraw-Hill Companies, Inc McGraw-Hill 1 PRINCIPLES AND APPLICATIONS OF ELECTRICAL ENGINEERING THIRD EDITION G I O R G I O R I Z Z O N I 14.
CHAPTER 14 Digital Systems.
Rabie A. Ramadan Lecture 3
CENT-113 Digital Electronics 1 Flip Flops TI Type 502 Flip Flop: 1st production IC in 1960.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Digital Design Lectures 11 & 12 Shift Registers and Counters.
Computer Architecture and Organization Unit -1. Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits –
Sequential logic circuits
Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 7 – Part 2.
Flip Flops 3.1 Latches and Flip-Flops 3 ©Paul Godin Created September 2007 Last Edit Aug 2013.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure
Chapter 35 Sequential Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the function of a flip-flop –Identify the.
1 Homework Reading –Tokheim Chapter 9.1 – 9.6 Machine Projects –Continue on mp3 Labs –Continue in labs with your assigned section.
INTRODUCTION FLIP FLOPS: Flip flop is the basic memory element in a digital computer. It is used to store one bit of information with a 0 (or) 1. It is.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
Shift Register Counters
Digital Design: Sequential Logic Blocks
FLIP FLOPS Binary unit capable of storing one bit – 0 or 1
LATCHED, FLIP-FLOPS,AND TIMERS
Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6
Registers and Counters
EKT 221 – Counters.
Prof. Hsien-Hsin Sean Lee
EKT 221 : Digital 2 COUNTERS.
Sequential Logic Counters and Registers
Flip Flops.
FIGURE 5.1 Block diagram of sequential circuit
Digital Design Lecture 9
FLIP FLOPS.
INTRODUCTION Overview of Shift Registers
Flip-Flop.
Presented by Ali Maleki Spring Semester, 2009
ECE Digital logic Lecture 16: Synchronous Sequential Logic
Chapter 11 Sequential Circuits.
Digital Logic Design Sequential Circuits (Chapter 6)
Sequential logic circuits
Registers and Counters Register : A Group of Flip-Flops. N-Bit Register has N flip-flops. Each flip-flop stores 1-Bit Information. So N-Bit Register Stores.
Instructor: Alexander Stoytchev
29-Nov-18 Counters Chapter 5 (Sections ).
Instructor: Alexander Stoytchev
FIGURE 10.1 Rectangular‐shape graphic symbols for gates
Computer Architecture and Organization: L02: Logic design Review
CSE 370 – Winter Sequential Logic-2 - 1
Instructor: Alexander Stoytchev
FLIP-FLOPS.
Switching Theory and Logic Design Chapter 5:
Digital Logic Department of CNET Chapter-6
Digital Logic Department of CNET Chapter-6
Flip Flops Unit-4.
Outline Registers Counters 5/11/2019.
Instructor: Alexander Stoytchev
Sequential Digital Circuits
Week 11 Flip flop & Latches.
Presentation transcript:

14 Digital Systems

Figure 14.1 RS flip-flop symbol and truth table Outputs Inputs S R Q 1 Present state Reset Set Disallowed

Figure 14.2 Timing diagram for the RS flip-flop 1 S R Q Time Flip-flop is reset is set (but = 0) already

Figure 14.3 Logic gate implementation of the RS flip-flop Q R S

Figure 14.4 RS flip-flop with enable, present, and clear lines Preset Enable Clear Q S R Timing diagram Q S R E Preset ( P ) Clear ( C

Figure 14.5 Data latch and associated timing diagram Enable D Q E R S

Figure 14.6 D flip-flop functional diagram, symbol, and timing waveforms Q 1 = 2 CLK Timing diagram Device symbol S E Functional diagram R

Figure 14.7 JK flip-flop functional diagram and device symbol Q J K S 1 Functional diagram E 2 R Master Slave CLK

Figure 14.8 Truth table for JK flip-flop n CLK Q JK flip-flop K +1 0 (reset) 1 (set) (toggle) 1

Functional representation Figure 14.10 Binary up counter functional representation, state table, and timing waveforms 3-bit binary counter Functional representation of binary counter Timing table State Input pulses Reset Clock input b 2 1 3 4 5 6 7 t Timing diagram

Figure 14.11 Decade counter Input pulses b 1 2 4-bit 3 Clock binary 4 1 2 3 4 5 6 7 8 9 10 b Input pulses Reset 4-bit binary counter

Figure 14.12 Ripple counter Clock input 1 Input Q 3 2 J CLK K 1 1 1

Figure 14.15 Three-bit synchronous counter Q Clock input 2 CLK

Figure 14.16 Ring counter Init Q 3 S R CLK PR 1 2 CLR Clock input

Figure 14.21 Four-bit parallel register Q b “Load” input 1 2 3 D CLK

Figure 14.22 Four-bit shift register Q 3 2 D Serial output input Clock CLK

Figure 14.24 a b c d e f g C B A BCD to seven-segment decoder D

Figure 14.26 Three-bit binary counter and state diagram 3 Q 2 CLK 1 001 010 011 111 110 101 100 000

Figure 14.27 State diagram of a modulo-4 up-down counter 00 01 10 11

Figure 14.28 Karnaugh maps for flip-flop inputs in modulo-4 counter d x Q 2 S R

Figure 14.29 Implementation of modulo-4 counter S 1 Q R 2 x

Figure 14.30 Structure of a digital data acquisition and control system User Sensor signals To displays actuators Signal interface Software Communication links Other computers and instrumentation systems Microcomputer