RF Local Protection System

Slides:



Advertisements
Similar presentations
Areal RF Station A. Vardanyan RF System The AREAL RF system will consist of 3 RF stations: Each RF station has a 1 klystron, and HV modulator,
Advertisements

ESS LLRF System Anders J Johansson.
ESS Test and Prototyping Activities Daniel Piso Ferńandez December 4, 2014.
 A system consisting of a number of remote terminal units (or RTUs) collecting field data connected back to a master station via a communications system.
Chapter 8 Output Modules.
SCADA and Telemetry Presented By:.
ORNL/SNS Spallation Neutron Source Low-Level RF Control System Kay-Uwe Kasemir, Mark Champion April 2005 EPICS Meeting 2005, SLAC.
LIPAc status report EPICS Integration and Commissioning + RFQ LCS status at INFN/LNL Alvaro Marqueta LIPAc Project Team on behalf of the LIPAc Control.
ITER – Interlocks Luis Fernandez December 2014 Central Interlock System CIS v0.
Stephen Schuh Vacuum Controls SCR and 16 November 2005 Vacuum Controls System Concept Review and Preliminary Design Review.
LLRF-05 Oct.10,20051 Digital LLRF feedback control system for the J-PARC linac Shin MICHIZONO KEK, High Energy Accelerator Research Organization (JAPAN)
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
Anders Sunesson RF Group ESS Accelerator Division
ESS LLRF and Beam Interaction. ESS RF system From the wall plug to the coupler Controlled over EPICS Connected to the global Machine Protection System.
Preliminary Functional Analysis of ESS Superconducting Radio-Frequency Linac C. Darve, N. Elias, J. Fydrych, D. Piso European Spallation Source ESS AB,
Managed by UT-Battelle for the Department of Energy SCL Vacuum Control System Upgrade Derrick Williams
TRIGGER DELAY 100µs. G. Gräwer AB/BT/ECLBDS Trigger Delay2 The trigger delay is a back-up system that generates an asynchronous dump trigger for MKD and.
Other Utilities of ALBA LLRF
EtherCAT based RF Interlock System for SwissFEL LLRF 2015 Abstract As part of the overall development effort for SwissFEL's RF and LLRF systems, the RF.
Simple Water Level Controller Circuit with Microcontroller and Alarm.
New prototype modulator for the European XFEL Project (DESY) Pulse Step Modulator (PSM) Technology for long pulse applications.
NMLTA Protection System Update -Loss Monitors- Arden Warner September 2 nd, 2009.
Reliability and Performance of the SNS Machine Protection System Doug Curry 2013.
ESS LLRF and Beam Interaction
Areal RF Station A. Vardanyan
Lecture 10: Programmable Logic Controllers
RF acceleration and transverse damper systems
HIDDEN ACTIVE CELL PHONE DETECTOR
Outcome of BI.DIS Fast Interlocks Peer Review
RF cell Anders Sunesson RF group leader
Cryomodule test stand at ESS site
REMOTE JAMMING DEVICE.
Spoke Cavity Power Coupler for the European Spallation Source (ESS)
UNIT – Microcontroller.
RF interlocks for higher intensities (LMC 15 June)
Recent developments in the Vacuum Control Software
How SCADA Systems Work?.
352MHz Klystron Control for the 3MeV Linac test stand
Remote Controlled Smart Socket
LHC BLM system: system overview
BEPCII RF POWER SOURCE AND INPUT COUPLER
Session III Architecture of PLC
CSNS Accelerator Control and Beam Instrumentation JIN Dapeng, XU Taoguang … June 9, 2015
SC1R Cold Box PDR Controls
PLC’s Are ... Similar to a Microcontroller: Microprocessor Based
Interlocking of CNGS (and other high intensity beams) at the SPS
UITF MPS system requirements
PLC Hardware Components.
LO BOX and LO/CLK DISTRIBUTION Arash Kaftoosian ESS Bilbao, May 2018.
PSS1 overview Stuart Birch
BCM-BIS Interface Szandra Kövecses
RF systems introduction
ACOE347 – Data Acquisition and Automation Systems
TS2 PSS Architecture, Concepts of Operations and Interfaces
Introduction CDR Normal Conducting Linac LLRF
MPS commissioning at ESS
PSS Verification and validation
European Spallation Source ERIC
Hilko Spoelstra, Vacuum Group Specialized Technical Services / AD
Ola Ingemansson Electrical & Instrumentation Engineer
TS2 PSS; update on concepts of operation and system's architecture
Operation of Target Safety System (TSS)
Hardware integration and interfaces
Commissioning the European XFEL cryogenic system and best practice
The RF Control System for the SwissFEL
TS2 PSS Software Requirements and Software Design
Status of the ESS High Power RF Systems
RF introduction Anders Sunesson RF group leader
EUT 1040 Lecture 10: Programmable Logic Controllers Unrestricted.
Vacuum Control System for Monolith Vacuum
Presentation transcript:

RF Local Protection System Rafael Montaño www.europeanspallationsource.se 19-04-06

Interlock system, main tasks Interlock concepts Interlock system, main tasks Prevent any damage related to the RF Station equipment Prevent also any damage to other equipment related to the RF systems Provide a secure operation on the startup and operation modes There is a brief summarize about the total system to be installed at ESS

ESS RF Systems SC cavities 26 – Spoke 36 – Medium β 84 – High β NC cavities 1 – RFQ 3 – MEBT 5 – DTL 155 Stations in total The RF Cell includes four transmitters or stations protected by a stand alone interlock systems. There is not required any field-bus communication to operate. There is a brief summarize about the total system to be installed at ESS

RF overall system diagram

RFLPS Hardware overview EPICS SIM (Slow Interlock Module) FIM (Fast Interlock Module)

Klystron protective interlocks Intermediate protection – The Klystron beam voltage must be interrupted within 100 ms, of following conditions: Beam voltage Beam current Ion-pump current Collector flow rate Body flow rate Window air flow rate RF Drive Interruption – The RF Drive must be removed within 10 μs under any of the conditions listed below: Arc detectors Reflecting power Filament interruption – In order to protect the filament from poor vacuum conditions, a protective circuit shall switch off the filament. There is a brief summarize about the total system to be installed at ESS

LPS Machine State Five pre-conditions and three interlocks distributed on the following way: (PC1) OFF AUX (PLC) (PC2) AUX FIL (PLC) (PC3) FIL STBY(PLC) (PC4) STBY HVON (PLC) (PC5) HVON RFON (PLC) The connections between the PLC and FPGA must be through hardwire, the fieldbus would be used only for diagnostics purposes. ITLCK_HV (FIM) HV Modulator ITLCK_RF (FIM) Pin Diode ITLCK_MPS_ST (FIM) Report status The PLC also will handle the operation modes, and it shall be grouped to the Machine State: NORMAL_OP Normal Operation RF_COND_MODE Conditioning Mode TEST_MODE Test Mode WIRE_TEST Wire Test There are some conditions about the Klystron protective interlocks.

Block diagram

RF-LPS SIM - Internal diagnostic and process data The PLC includes a diagnostic system to detect the time-stamp according to the internal RTC connected to a NTP server, it would be used to provide the time-stamp of falling-edge and rising-edge related to the DIO signals, it also has been implemented to the analog signals when an alarm is detected. ALARM / INTERLOCK The PLC program measures the field value signal and it would be converted to engineering units (EGU), this value shall be compared with the threshold levels defined by the user through EPICS. If the CPU is configured as “latched” the program will keep this value until a reset command is applied. WARNING WARNING ALARM / INTERLOCK

EPICS GUI

RFLPS FIM – MODULATOR Interfaces The Modulator as stand-alone system includes an internal local interlock system, where a hardwired interface has been defined to protect the HV amplifier. It consists in two digital inputs reporting the modulator powering status and the cabling detection. There are two digital outputs to shut-down the modulator in two ways – Inhibit and Power-off – handled according to HV amplifier logic requirements. The RFLPS FIM shall also handle two analog signals regarding the voltage and current waveform. Modulator isolation signals

RFLPS FIM – MPS, LLRF and CAV Interfaces MPS interface The RF-LPS FIM must report about any interlock or malfunction operation related to the RF system, it shall be implemented through BIS (Beam Interlock System) according to the interface defined by MPS. In order to manage the LLRF, the “LLRF Monitor Alarm” status shall be monitored by RF-LPS FIM, the system can remove the operation permissions when a fault is detected. In the other hand the RF-LPS as an interlock system must have a directly connection to pin-diode, however the LLRF also have a redundant pin-diode, and it can be operated by RF-LPS FIM through “RF Output Enable”. LLRF interface CAV interface The RF-LPS will also is in charge of preventing any damage to other equipment related to the RF stations where agreed, typically where fast shut-down of RF is required.

Thanks!!!