May 2007 iFlect Technologies India Pvt Ltd

Slides:



Advertisements
Similar presentations
VHDL Design of Multifunctional RISC Processor on FPGA
Advertisements

3D Graphics Content Over OCP Martti Venell Sr. Verification Engineer Bitboys.
Tuning of Loop Cache Architectures to Programs in Embedded System Design Susan Cotterell and Frank Vahid Department of Computer Science and Engineering.
Hao wang and Jyh-Charn (Steve) Liu
An International Technology Roadmap for Semiconductors
A Graduate Course on Multimedia Technology 3. Multimedia Communication © Wolfgang Effelsberg Media Scaling and Media Filtering Definition of.
© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
DSPs Vs General Purpose Microprocessors
Ascendent's Fusion 360 hybrid platform creates a true hybrid surveillance system by utilizing the advantages of Analog, Megapixel, and IP technologies.
Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Mass Market Wireless Multimedia The Chipset Challenge of Smaller, Faster, Cheaper… Tom Pollard Worldwide Chipset Marketing Director Texas Instruments Incorporated.
Altera FLEX 10K technology in Real Time Application.
CHALLENGES IN EMBEDDED MEMORY DESIGN AND TEST History and Trends In Embedded System Memory.
Panoptes: A Scalable Architecture for Video Sensor Networking Applications Wu-chi Feng, Brian Code, Ed Kaiser, Mike Shea, Wu-chang Feng (OGI: The Oregon.
Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.
Some Thoughts on Technology and Strategies for Petaflops.
Video on DSP and FPGA John Johansson April 12, 2004.
Optimization Of Power Consumption For An ARM7- BASED Multimedia Handheld Device Hoseok Chang; Wonchul Lee; Wonyong Sung Circuits and Systems, ISCAS.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Mahesh Sukumar Subramanian Srinivasan. Introduction Face detection - determines the locations of human faces in digital images. Binary pattern-classification.
SAMEER NETAM RAHUL GUPTA PAWAN KUMAR SINGH ONKAR BAGHEL OM PANKAJ EKKA Submitted By:
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
GPGPU platforms GP - General Purpose computation using GPU
Juanjo Noguera Xilinx Research Labs Dublin, Ireland Ahmed Al-Wattar Irwin O. Irwin O. Kennedy Alcatel-Lucent Dublin, Ireland.
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
Computer performance.
Presentation on Copyright (c) 2011 Presentation Point ( m)
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
L29:Lower Power Embedded Architecture Design 성균관대학교 조 준 동 교수,
Research on cloud computing application in the peer-to-peer based video-on-demand systems Speaker : 吳靖緯 MA0G rd International Workshop.
RADIO + MCU + FLASH + USB Low-Power RF System-on-Chip
Motivation Mobile embedded systems are present in: –Cell phones –PDA’s –MP3 players –GPS units.
Platform-based Design for MPEG-4 Video Encoder Presenter: Yu-Han Chen.
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
3G Single Core Modem A New Telecommunications Device Group 4: Warren Irwin, Austin Beam, Amanda Medlin, Rob Westerman, Brittany Deardian.
Interference Cancellation as a Mobile Enhancement to Improve Spectral Efficiency IEEE ComSoc Denver Chapter January 16, 2007.
ASIP Architecture for Future Wireless Systems: Flexibility and Customization Joseph Cavallaro and Predrag Radosavljevic Rice University Center for Multimedia.
The Way Forward Factors Driving Video Conferencing Dr. Jan Linden, VP of Engineering Global IP Solutions.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
J. Christiansen, CERN - EP/MIC
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
Group No 5 1.Muhammad Talha Islam 2.Karim Akhter 3.Muhammad Arif 4.Muhammad Umer Khalid.
VOICE OVER INTERNET PROTOCOL. INTRODUCTION SCENARIOS IN INTERNET TELEPHONY VOIP GATEWAYS IMPORTANCE OF VOICE OVER IP BENEFITS & APPLICATIONS ADVANTAGES.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
MULTIMEDIA INPUT / OUTPUT TECHNOLOGIES
Lecture 16: Reconfigurable Computing Applications November 3, 2004 ECE 697F Reconfigurable Computing Lecture 16 Reconfigurable Computing Applications.
William Stallings Data and Computer Communications
Advances in digital image compression techniques Guojun Lu, Computer Communications, Vol. 16, No. 4, Apr, 1993, pp
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Case Study: Implementing the MPEG-4 AS Profile on a Multi-core System on Chip Architecture R 楊峰偉 R 張哲瑜 R 陳 宸.
Voice Over Internet Protocol (VoIP) Copyright © 2006 Heathkit Company, Inc. All Rights Reserved Presentation 5 – VoIP and the OSI Model.
1 Power-Aware System on a Chip A. Laffely, J. Liang, R. Tessier, C. A. Moritz, W. Burleson University of Massachusetts Amherst Boston Area Architecture.
1 “A picture speaks a thousand words.” Art By Ranjith & Waquas Islamiah Evening College.
Programmable Logic Devices
4G-WIRELESS NETWORKS PREPARED BY: PARTH LATHIGARA(07BEC037)
Embedded Systems Design
Introduction.
Anne Pratoomtong ECE734, Spring2002
Highly Efficient and Flexible Video Encoder on CPU+FPGA Platform
Chapter 1 Introduction.
A Digital Signal Prophecy The past, present and future of programmable DSP and the effects on high performance applications Continuing technology enhancements.
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
HIGH LEVEL SYNTHESIS.
Computer Evolution and Performance
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

May 2007 iFlect Technologies India Pvt Ltd Company Profile May 2007 iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Company Profile Founded :Nov, 2000 Employees : 30 Operation Site :Navi Mumbai , Maharashtra, India iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Director Director : Mr. Prashant M. Kamat Iflect Technology India Pvt Ltd is a Technology- oriented Group Promoted By Mr. Prashant M. Kamat Experienced in the Engineering Services and Information Technology for more than two decade iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Business Area VLSI Development SOFTWARE Development Embedded Development PCB Design iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd VLSI Development FPGA Based System Design RTL/Verification Physical Design Library Design VHDL Coding and Simulation SOC and ASIC Design iFlect Technologies India Pvt Ltd

Tools for VLSI Development Mentor Graphics Model SIM (20 Licenses) Leonardo Spectrum(20 Licenses) Xilinx ISE 8.1 Service Pack 3 Xilinx ChipScope Lattice isp LIVER Cadence Full Suit for ASIC Design Questa AFV Ap SW Precision RTL Syntheses Ap SW iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Software Development Mobile Application Development Desktop Application Development Web Application Development Codec Research And Development Multimedia Application Development iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Embedded Development Microprocessor/Microcontroller Based System Design DSP Based System Design RTOS Application Development BSP And Device Drivers Development iFlect Technologies India Pvt Ltd

Tools For Embedded Development Code Warrior Dynamic C High Performance Embedded Workshop Microsoft Embedded Tools for Pocket PC Embedded Linux DSP Development Tools and Kits from Analog Devices PSOS Designer High performance Embedded Workshop iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd PCB Design Multilayer PCB Design High Speed PCB Design Component Library Development High Speed digital, Analog, Mixed and RF designs iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Tools For PCB Design Mentor Graphics PCB Board station Cadence Allegro Cadence Orcad Layout Expedition PCB Pinnacle Ap SW HyperLynx GHz Bnd SW Quiet Expert Ap SW iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Products Automatic Vehicle Tracking Unit Qwikard QwikVu External Camera QwikChip GPRS iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Products QwikChip CDMA QwikChip WiLAN Qwiksurv1.3 Winca iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Products Cell Site Location System PSOC Development Platform Industrial GSM Modem Qwik watch iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Products Intelligent Camera GPRS/GPS Development Platform ASTA Analog Camera iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Projects Handled Qwikard (offline Horse betting QwikChip GPRS (Video Surveillance) QwikChip CDMA QwikChip WI-LAN Qwikard External Camera Intelligent Camera Analog Camera USB2JTAG Programme Nexperia Security Camera Card GSM Alert System Cell site Based Location System FPGA GSM/GPRS-GPS Development Platform WinCA Wireless Internet Content Acceleration 12. AVLS Automatic Vehicle Location System Industrial GSM Modem PSoC Development Platform iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Case Study FPGA-Based Multi Media System Design Introduction: In the past, low-end FPGA's were the result of cost-reduced architectural derivatives of high-end FPGA platforms manufactured on trailing-edge process geometries. As the penetration of FPGA's into consumer systems continues, the use model is moving from being glue/control logic-centric to core data processing-centric, changing the dynamics of the low-cost model. As a result, these FPGA's have a unique architecture and feature-set optimized to reduce the cost of implementing widely used functions such as image and video compression. Today's low-cost FPGA's are leading the process curve with dominant architectures implemented on 90nm technology. The relentless march down the process curve, coupled with increasing yield on even larger wafer sizes, has allowed a dramatic decrease in FPGA costs. Programmable devices with the high-volume cost of 50,000 gate devices have dropped from a $20 price tag in 1998, to $2.95 today. Measured in terms of cost per 1000 logic cells, cost is reduced by a factor of nearly 30 over just seven years. This reduction is due purely to smaller die sizes enabled by ever shrinking process technology. iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Introduction At the 90nm node, the FPGAs incorporate platform features for the integration of high-speed DSP, memory control, complex clocking and processing functions with minimal overhead. The benefits of these low price points can be measured in terms of both unit cost of the device, and the cost of an implemented function. The term "cost of implemented function" is a measure of the device's efficiency in implementing the function. In particular, the platform features included in leading low-cost FPGA architectures make them particularly suited to implement high-performance DSP functions in a cost effective manner. iFlect Technologies India Pvt Ltd

Low-Cost FPGA's with embedded DSP functionality Platform features included in currently available low-cost FPGA architectures are well suited to implement DSP functions. Features such as embedded multipliers, distributed memory, shift registers and block memories allow FPGA's to efficiently implement high-performance DSP functions required in consumer devices. FPGA's bring two key advantages to the digital signal processing requirements of consumer products. First, FPGA architectures have the capacity to provide highly parallel implementations of a DSP function affording very high-performance. Second, user programmability allows designers to trade off device area vs. performance by selecting the appropriate level of parallelism to implement functions. By programming the FPGA to use greater on-chip resources, designers achieve higher performance. Conversely, by using fewer resources, and accepting a corresponding lower performance, designers can optimize the design for low cost. For a real-life example of the value of user programmability, consider an N-tap FIR filter. By using resources available in the FPGA fabric, the designer can create a highly parallel implementation and achieve higher performance (see Figure 1). A conventional DSP approach, in which one has to use a limited multiplier and accumulator resource in a time-multiplexed manner may not meet required system performance. By using several multipliers in parallel, very high DSP performance can be achieved with an FPGA. iFlect Technologies India Pvt Ltd

Qwikard Algorithm Architecture Figure : The FPGA can be used to implement DSP functions in a variety of ways to meet the price-performance characteristics of the system iFlect Technologies India Pvt Ltd

Qwikard Algorithm Architecture The platform features promote the design of high-performance DSP functions in a small fraction of the total device. This leaves the rest of the device free to implement system logic functions for lower costs and higher system integration. Dedicated 18 x18 multipliers can significantly speed up DSP functions in an area and power efficient manner. Often, multiplier blocks share routing resources with block memory for increased efficiency in many applications. Applications such as signed-signed, signed-unsigned, and unsigned-unsigned multiplication, logical, arithmetic, and barrel shifters, two's-complement and magnitude return can be easily implemented using these structures. Shift register logic enables efficient designs that require delay or latency compensation. Shift registers are also useful in synchronous FIFO and Content Addressable Memory (CAM) designs. Distributed RAM is crucial in implementing scratch-pad memory and small FIFOs. Applications that require large, on-chip memories will benefit from block RAMs that can be used to implement RAM, ROM, FIFOs, large look-up tables, data width converters, circular buffers and shift registers. iFlect Technologies India Pvt Ltd

A Handheld Qwikard system Design example A simple version of a video router/mixer system compresses several, high bandwidth video streams from different sources. Then, using high-speed, pixel-rate, pipelined math, video streams are manipulated and merged. The system uses a low-cost FPGA family for implementing high performance and cost-effective DSP functions, and interfaces with popular handheld devices to send and receive images as well as GPS data. It has a complete wireless video system based on proprietary and Discrete Wavelet Transform algorithms. Various image compression algorithms were considered. DCT is the basis of standards such as JPEG, MPEG, H.261 and H.263. When used as a compression method, it identifies the frequencies that are not detectable by the human eye. These components can be eliminated without adversely affecting visual quality. iFlect Technologies India Pvt Ltd

A Handheld Qwikard system Design example An example of a simple motion type is "translation," as it happens in the panning of a camera. Other motion types include scaling, skewing, and rotation. Estimation techniques employ block-based or object based comparison for identifying correspondence between objects in two frames. A video stream is a sequence of captured and predicted frames with the predicted frames yielding high degree of compression. Since quality of and the resources required for video compression depends on efficiently identifying structural, spatial, visual and temporal similarity, it allows for significant innovation in developing new compression parameters and new efficient ways of computing similarity. Newer and better ways to compress video are sought, and the system shown in Figure 3 is a prime example. Using a proprietary implementation of wavelet compression technology, and a patent-pending proprietary progressive encoding scheme, the still image codec used in the system renders full color 4:1:1 QCIF and SQCIF format image clips, at file sizes that are significantly lower than other image codec implementations, with high image quality (peak signal-to-noise-ratio). The video codec utilized in the system is designed to deliver compressed video in various frame-size formats and can support the multimedia component of a variety of services and applications such as, peer-to-peer messaging, video download, content distribution, video-conferencing, streaming, MMS, etc. iFlect Technologies India Pvt Ltd

A Handheld Qwikard system Design example Figure: The Qwikard system enables wireless transfer of image, video and GPS location, using popular handheld PDAs iFlect Technologies India Pvt Ltd

A Handheld Qwikard system Design example This video compression technology delivered an efficient low bit-rate video encoder/decoder that uses the embedded multipliers in the FPGA fabric. Using embedded multipliers in parallel to process DSP functions allows the system to reach the performance required for real-time video processing. There were various challenges associated with the system design. Motion estimated compressed video stream generated burst and variable bit rate data traffic with certain delay requirements. Adapting this traffic to the normal TCP/IP protocol was a challenge. Another challenge was to have real-time compressed video suitable for digital storage, as well as for real-time viewing over networks of varying link capacity. Also, the geographical information obtained through the GPS module required embedding in the image file. Using the embedded features in the FPGA, such as multipliers, and distributed memory, helped overcome the challenges. The FPGA fabric was used to implement both image compression algorithms, as well as the system logic functions affording a high level of integration. In addition, the system designers were able to implement the memory interfaces and the GPS logic in the same FPGA device iFlect Technologies India Pvt Ltd

A handheld Qwikard system Design example Figure : The system uses the FPGA to implement not only control logic, but also compression algorithms iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Conclusion Higher levels of customization and lower run rates increasingly characterize consumer electronics systems, as product life cycles shorten and target markets fragment. For these products, low-cost FPGA's enable integration of system-level functions providing the ideal platform for implementing not only control logic and interconnect, but also controllers, DSP and other core data processing. By integrating most of the system functionality on a programmable platform, companies not only get their product to market faster, but also mitigate the risks associated with future design changes and feature enhancements. For cutting-edge designs where design cycles are tight, requirements are fluid, and expected volumes are uncertain; system companies implement most of the core functionality in low-cost FPGA's to not only insure flexibility in case of change, but also to meet required system performance at the lowest possible system cost. Such systems tend to use FPGA's for the bulk of their core processing and DSP requirements. Today these systems are only a small percentage of the consumer systems in existence, but trends within the FPGA and the consumer electronics industry indicate that their numbers will grow. iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Partnerships iFlect Technologies India Pvt Ltd

iFlect Technologies India Pvt Ltd Contact Iflect Technologies India Pvt Ltd Terna Eda Centre Sector No 22, Phase No 2 Nerul, Navi Mumbai State: Maharashatra India Phone:+91-22-27722341,27720970,65118635 www.iflect.com iFlect Technologies India Pvt Ltd