A small SOPC-based aircraft autopilot system that contains an FPGA with a Nios processor core, a DSP processor, and memory is seen above. The bottom sensor.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Comparison of Altera NIOS II Processor with Analog Device’s TigerSHARC
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
Introduction Special-purpose processors. Embedded systems. FPGAs.
Embedded Systems: Introduction. Course overview: Syllabus: text, references, grading, etc. Schedule: will be updated regularly; lectures, assignments.
Room: E-3-31 Phone: Dr Masri Ayob TK 2123 COMPUTER ORGANISATION & ARCHITECTURE Lecture 4: Computer Performance.
Project Testing; Processor Examples. Project Testing --thorough, efficient, hierarchical --done by “independent tester” --well-documented, repeatable.
A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning Roman Lysecky, Frank Vahid* Department.
1 Performed by: Lin Ilia Khinich Fanny Instructor: Fiksman Eugene המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון - מכון טכנולוגי.
DSP Algorithm on System on Chip Performed by : Einat Tevel Supervisor : Isaschar Walter Accompanying engineers : Emilia Burlak, Golan Inbar Technion -
Configurable System-on-Chip: Xilinx EDK
Introduction to ARM Architecture, Programmer’s Model and Assembler Embedded Systems Programming.
The Xilinx EDK Toolset: Xilinx Platform Studio (XPS) Building a base system platform.
Programmable logic and FPGA
Performance Analysis of Processor Characterization Presentation Performed by : Winter 2005 Alexei Iolin Alexander Faingersh Instructor:
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Mid-Term Presentation Performed by: Roni.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Figure 13.1 The UP3-bot uses an R/C car battery and R/C servos for drive motors.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
Octavo: An FPGA-Centric Processor Architecture Charles Eric LaForest J. Gregory Steffan ECE, University of Toronto FPGA 2012, February 24.
Computer performance.
An Energy-Efficient Reconfigurable Multiprocessor IC for DSP Applications Multiple programmable VLIW processors arranged in a ring topology –Balances its.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
A RISC ARCHITECTURE EXTENDED BY AN EFFICIENT TIGHTLY COUPLED RECONFIGURABLE UNIT Nikolaos Vassiliadis N. Kavvadias, G. Theodoridis, S. Nikolaidis Section.
Automated Design of Custom Architecture Tulika Mitra
ASIP Architecture for Future Wireless Systems: Flexibility and Customization Joseph Cavallaro and Predrag Radosavljevic Rice University Center for Multimedia.
SPREE RTL Generator RTL Simulator RTL CAD Flow 3. Area 4. Frequency 5. Power Correctness1. 2. Cycle count SPREE Benchmarks Verilog Results 3. Architecture.
NS7520.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
EE3A1 Computer Hardware and Digital Design
Principles of Linear Pipelining
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
© 2010 Altera Corporation - Public Lutiac – Small Soft Processors for Small Programs David Galloway and David Lewis November 18, 2010.
Ethernet Bomber Ethernet Packet Generator for network analysis
Fail-Safe Module for Unmanned Autonomous Vehicle
Application-Specific Customization of Soft Processor Microarchitecture Peter Yiannacouras J. Gregory Steffan Jonathan Rose University of Toronto Electrical.
DESIGN OF A DYNAMICALLY RECONFIGURABLE PIPELINED RISC PROCESSOR 1 st Review 19 th March 2015 Azmath Moosa Dept. of Electronics Engg. School of Engg. &
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
Programmable Logic Devices
Programmable Hardware: Hardware or Software?
New Opportunities for Computer Architecture Research Using High-Density FPGAs and Design Tools Nahi Abdul-Ghani, Patrick Akl, Mohammad El-Majzoub, Maroulla.
HISTORY OF MICROPROCESSORS
ARM Embedded Systems
Lab 0: Familiarization with Equipment and Software
ECE354 Embedded Systems Introduction C Andras Moritz.
Evaluating Register File Size
Application-Specific Customization of Soft Processor Microarchitecture
Head-to-Head Xilinx Virtex-II Pro Altera Stratix 1.5v 130nm copper
Instructor: Dr. Phillip Jones
Architecture & Organization 1
FPGAs in AWS and First Use Cases, Kees Vissers
INTRODUCTION TO MICROPROCESSORS
Computer Architecture and Organization
Chapter 1: Introduction
Embedded Units In more complex FPGAs There are many specialized circuitry, particularly for DSP. These include a variety of Adders, Multipliers, Processors.
System Interconnect Fabric
Introduction to Digital Signal Processors (DSPs)
ECE 448: Lab 4 VGA Display Mini-Pacman Game.
Architecture & Organization 1
Dynamically Reconfigurable Architectures: An Overview
Figure 17.2 It is important that the Advanced Import Options be set as shown here.
A High Performance SoC: PkunityTM
Procesorové jadrá a procesory architektúry
NetPerL Seminar Hardware/Software Co-Design
Application-Specific Customization of Soft Processor Microarchitecture
ADSP 21065L.
Programmable logic and FPGA
Presentation transcript:

A small SOPC-based aircraft autopilot system that contains an FPGA with a Nios processor core, a DSP processor, and memory is seen above. The bottom sensor board contains a GPS receiver, an A/D converter, MEMS gyros and accelerometers for all three axes, an airspeed sensor, and an altitude sensor. Photograph ©2004 courtesy of Henrik Christophersen, Georgia Institute of Technology Unmanned Aerial Research Facility.

Table 15.1 Features of Commercial Soft Processor Cores for FPGAs Nios II 5.0 MicroBlaze 4.0 Datapath 32 bits Pipeline Stages 1-6 3 Frequency Up to 200 MHz[1] Up to 200 MHz4 Gate Count 26,000 – 72,000 30,000 – 60,000 Register File 32 general purpose & 6 special purpose 32 special purpose Instruction Word Instruction Cache Optional Hardware Multiply & Divide Hardware Floating Point Third Party [1] This speed is not achievable on all devices for either processor core. Some FPGAs may limit the maximum frequency to as low as 50 MHz.

Figure 15.1 The CAD tool flow for SOPC design is comprised of the traditional design process for FPGA-based systems with the addition of the Processor Core Configuration Tool and software design tools. In this figure, the program and data memory is assumed to be on-chip for simplicity.

Figure 15.2 This arrangement of on-chip and external memories provides flexibility and performance to an SOPC system.

Table 15.2 Comparing SOPC, ASIC, and Fixed-Processor Design Modalities Feature SOPC ASIC Fixed-Processor S/W Flexibility  H/W Flexibility  Reconfigurability Development Time/Cost Peripheral Equipment Costs Performance  Production Cost [1] Power Efficiency Legend:  – Good;  – Moderate;  – Poor [1] In very large quantities.