TOF Clock Distribution

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.
Advertisements

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 23 April 2009 Martin Postranecky Matt Warren, Matthew Wing.
XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.
XFEL Meeting, Hamburg September 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
1 Electronics Simulation in the Photon Transport Monte Carlo Preamp model Receiver/discriminator circuit CAFÉ driver circuit model Examples Summary January.
256 channel data acquisition system for VISTA focal plane to readout sixteen 2k x 2k VIRGO detectors Largest ever such system.
Frank Geurts Rice University.  Time-of-Flight in STAR ◦ start & stop detectors in Run 9  Time-of-Flight Calibration ◦ upVPD ◦ Barrel TOF ◦ preliminary.
IRS Chip Testing Report 09/09/2010 Chih-Ching Chen and Chiu-Chuan Ming-Yuan.
G D The Initial LIGO Timing System Nearly Fatally Flawed CDS Meeting, January 30, 2008 Daniel Sigg, LIGO Hanford Observatory.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
MICO 1 st February 2010 Terry Hart (MOM). MICO 1 st February June 2015 Decay Solenoid DS will not be ready for Machine Physics. Matt Hills spent.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Y. Karadzhov MICE Video Conference Thu April 9 Slide 1 Absolute Time Calibration Method General description of the TOF DAQ setup For the TOF Data Acquisition.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 DDAQ Trigger o Reminder: DAQ Trigger vs Particle Trigger o DAQ Trigger o Particle Trigger 1) Possible.
Quantum Encryption System - Synchronization presentation Midterm Project name: Synchronization for Quantum Encryption System Project supervisor : Yossi.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Interfaces to ROD Crate Components - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane,
MICE CM26 March '10Jean-Sebastien GraulichSlide 1 Detector DAQ Issues o Achievements Since CM25 o DAQ System Upgrade o Luminosity Monitors o Sequels of.
Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
HF Cabling Upgrade Options T. Shaw 30-OCT HF 2012 Upgrade Meeting 30-OCT-10 T. Shaw.
DAQ Map of Electronic Components L. Adeyemi, A. Camsonne, E. Fanchini, JS. Real, R. Suleiman, E. Voutier May 24, 2012.
The MINER A Operations Report All Experimenters Meeting Howard Budd, University of Rochester Aug 5, 2013.
Alex Madorsky University of Florida/Physics Track Finder production readiness review, Rice, August 2004 Track Finder Crate, Backplane and Parts Alex Madorsky.
Faculty of Physics, University of Belgrade General meeting 19 th of August, ToF-LR HV Upgrade Jovan Puzović, Faculty of Physics, Belgrade.
S-2S memo WC Toshiyuki Gogami 24Apr2015.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.
Updated HBD FEM Diagram Clock Master Clock fanoutADC Optical out Backplane Crate GTM/Ethernet New Daughter card + DCM Test pulse.
Progress Completed Order/Fabricate SS Piping for HBD Purge gas from all detectors DAQ tests Prep. for Shutdown work (open doors, move carriages, etc. Pave.
Tracker Timing and ISIS RF Edward Overton 1. At CM32… 2 Had done some preliminary checks on the ISIS RF. Was beginning to think about how to handle the.
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
DAQ Map of Electronic Components R. Suleiman February 12,
28 June 2004ATLAS Pixel/SCT TIM FDR/PRR1 TIM tests with ROD Crate John Hill.
5/9/03Andrei Sukhanov. Phobos BWMeeting1 Andrei Sukhanov – measurements, analysis Ioury Sedykh – software, calculations Piotr Kulinich – measurements,
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
1J. Gu CERN CSC Meeting July 2008 DAQMB/FEBs Readiness for First Beam Jianui Gu The Ohio State University.
Adam Marmbrant Samuel Silverstein Stockholm University Link Test Status.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
May E906 Work and Status TDC readout – One full TDC board, 4 ECL cables/modules KTEV UCLA LV PS – Thanks Dave N.! – +/- 5V, 18A each – Spade /10-12AWG.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
CDMS II Shielding To Installation To Construction From Design.
Trigger system for setup 2016 V. Rogov, V. Yurevich,D.Bogoslovski, S.Sergeev, O.Batenkov* LHEP JINR *V. G. Khlopin Radium Institute, St. Petersburg.
TOP Electronics Status & Beam Test Experience Kurtis Nishimura January 16, 2012 University of Hawaii Belle II TRG/DAQ Workshop Belle II TRG/DAQ - January.
Calibration and monitoring system for FPD to check the response of the MAPMT and L0PMT as it involves in time ( + to see if we have any dead channels +
F. Odorici - INFN Bologna
ETD PID meeting We had many presentations dedicated to the PM test .
Jean-Sebastien Graulich, Geneva
AM system Status & Racks/crates issues
Coherent sets of equipment Magnus Hansen
TTC signals: Global Trigger and Global Muon Trigger
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
MICE AFEIIt Timing and Triggering
EMU Slice Test Run Plan a working document.
Electronics for RPC Upscope
QUARTIC TDC Development at Univ. of Alberta
Status of the TOF Detector
Track Finder Crate, Backplane and Parts
XFEL 2D Pixel Clock and Control System Train Builder Meeting, UCL 11 May 2010 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing,
The New Trigger/GPS Module for the EEE Project
RPC Front End Electronics
Report on ATF2 Third Project Meeting ATF2 Magnet Movers ATF2 Q-BPM Electronics Is SLAC ILC Instrumentation Group a good name?
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
HallD Collaboration Meeting Jefferson Lab December 11-13, 2003
RPC Electronics Overall system diagram Current status At detector
A new Trigger/GPS Unit for the EEE Project
Digitally subtracted pulse between
TOF & BB FEE Safety Review
Presentation transcript:

TOF Clock Distribution TOF clock distribution reminder TOF and CLC clock synchronization New clock translator modules November 30, 2018 Matthew Jones

TOF Clock Distribution

TOF Clock Distribution Time measured from discriminator pulse to common stop Common stop fanned out to all channels: TTL CDF_CLK signal from 1RR18D Translated to differential ECL in 1RR15F 1:8 fanout in b0wcal00 1:6 fanouts in b0wcal00..b0wcal07 1:9 fanouts on TOMAIN boards

TOF Clock Distribution (1RR18D)

TOF Clock Distribution (1RR15F)

CLC Clock Distribution All the CLC timing is performed in the same crate One limitation of relative TOF-CLC timing is jitter between TOF and CLC clock signals.

TOF-CLC Clock Synchronization Derive both TOF and CLC common stop signals from same source (1RR18D) Replace TTLECL translator module in 1RR15F by TTLECL + 1:2 fanout module New module also translates ECLNIM for receiving clock signal in CLC NIM crate. Main difference for TOF is small change in timing of CAL and STOP signals.

New Clock Translator Modules Original New

New Clock Translator Modules Replaced old translator module with new one (serial #1) on January 5th Small (few 100 ps) shifts in STOP and CAL signals TAC calibration run 191976 taken with new module Probably should define a new data taking period for calibrations Spare modules in cabinet near east clean room

Next Steps Need to synchronize TOF and CLC clock edges: same clock edge must arrive at TOF front-end and CLC crate for a given bunch crossing Needs careful checks of electrical lengths of all cables in TOF and CLC systems Working on the details with CLC group Should be ready some time this spring.