Additional data transfer and 16 bit arithmetic instruction Lecture 1

Slides:



Advertisements
Similar presentations
PROGRAMMING WITH 8085 BTCS-404 (MALP) B.Tech 4th SEM. IT
Advertisements

8085 Architecture & Its Assembly language programming
TK 2633 Microprocessor & Interfacing
TK 2633 Microprocessor & Interfacing Lecture 3: Introduction to 8085 Assembly Language Programming (2) 1 Prepared By: Associate Prof. Dr Masri Ayob.
Room: E-3-31 Phone: Dr Masri Ayob TK 2633 Microprocessor & Interfacing Lecture 1: Introduction to 8085 Assembly Language.
Room: Timbalan Pengarah Pusat Komputer Phone: Dr Masri Ayob TK 2633 Microprocessor & Interfacing Lecture 4: Introduction.
TK2633: MICROPROCESSOR & INTERFACING
TK 2633 Microprocessor & Interfacing
Room: E-3-31 Phone: Dr Masri Ayob TK 2633 Microprocessor & Interfacing Lecture 1: Introduction to 8085 Assembly Language.
Dr Masri Ayob TK 2633: Microprocessor & Interfacing Lecture 5: Arithmetic and Logic Instructions.
DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.
8085 Addressing Modes.  The number & Different kind of ways the programmer can refer to data stored in the memory  The different ways that a microprocessor.
Parul Polytechnic Institute
ADDRESSING MODES OF Addressing Modes of  To perform any operation, we have to give the corresponding instructions to the microprocessor.
Parul Polytechnic Institute Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name.
Mr. Gursharan Singh Tatla
INSTRUCTION SET OF MICROPROCESSOR 8085
UNDERSTANDING ASSEMBLY LANGUAGE.
Lecture 18 Last Lecture Today’s Topic Instruction formats
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 7.
Model Computer CPU Arithmetic Logic Unit Control Unit Memory Unit
Computer Architecture Lecture 12 by Engineer A. Lecturer Aymen Hasan AlAwady 17/3/2014 University of Kufa - Information Technology Research and Development.
Ass. Prof. Dr Masri Ayob Lecture 5: Arithmetic and Logic Instructions TK 2633: Microprocessor & Interfacing.
ITEC 352 Lecture 23 CPU analysis. CPU Review Pipelining –Long –Short –Bubbles –Branches –Efficiency.
ASSEMBLY LANGUAGE.  Upon completing this topic, you should be able to: Classify the 8085A microprocessor instructions Explain the basic function of common.
Computer Architecture Lecture 11 by Engineer A. Lecturer Aymen Hasan AlAwady 10/3/2014 University of Kufa - Information Technology Research and Development.
Parul Polytechnic Institute Subject Code : Name Of Subject : Microprocessor and assembly language programming Name of Unit : Instruction cycle.
Memory Addressing Techniques. Immediate Addressing involves storing data in pairs with immediate values register pairs:
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 8.
Assembly Language Programming of 8085 BY Prof. U. V. THETE Dept. of Computer Science YMA.
III] Logical Group 1)ANA r : LOGICAL AND REGISTER WITH ACCUMULATOR Format : [A] [A] Λ [r] Addressing : Register addressing Group : Logical group Bytes.
8085 INTERNAL ARCHITECTURE.  Upon completing this topic, you should be able to: State all the register available in the 8085 microprocessor and explain.
Central Processing Unit Decode Cycle. Central Processing Unit Current Instruction Register (CIR) I1 The fetch cycle has transferred an instruction from.
P ROGRAMMING T ECHNIQUES : L OOPING, C OUNTING AND I NDEXING L ECTURE 7 Gunjeet Kaur Dronacharya group of Institutions.
نظام المحاضرات الالكترونينظام المحاضرات الالكتروني 8085 Instruction Set logic group. Branch group. Stack memory and machine control. Addressing modes.
Type of addressing mode
نظام المحاضرات الالكترونينظام المحاضرات الالكتروني 8085 Instruction Set Instruction types. data transfer group. Arithmetic group.
Addressing Modes of 8085 μP PRESENTED BY:- KRISHNA BALLABH GUPTA
Gursharan Singh Tatla INSTRUCTION SET OF 8085 Gursharan Singh Tatla Gursharan Singh Tatla
Unit 1 Instruction set M.Brindha AP/EIE
PROGRAMMING OF 8085 PROCESSOR
Instruction format Instruction is a command to microprocessor to perform a given task on specified data. Each instruction has two parts: One is the task.
Gunjeet Kaur Dronacharya Group of institutions
Assembly Language Programming of 8085
Microprocessor T. Y. B. Sc..
Detailed Review of the 8085 Instruction Set.
3.Instruction Set of 8085 Consists of 74 operation codes, e.g. MOV
1. Introduction A microprocessor executes instructions given by the user Instructions should be in a language known to the microprocessor Microprocessor.
Processor Instructions set. Learning Objectives
Introduction to 8085 Instructions
Presented by: Chi Yan Hung
TAO1221 COMPUTER ARCHITECTURE AND ORGANIZATION LAB 3 & 4 Part 1
8051 Addressing Modes The way, using which the data source or destination addresses are specified in the instruction mnemonic for moving the data, is.
Instruction Formats Each instruction consists of two parts:
Arithmetic Instructions
Instruction Groups The 8051 has 255 instructions.
EMT 245: lecture 4: assembly language
R.RAJKUMAR DEPARTMENT OF CSE
Detailed Review of the 8085 Instruction Set.
Prepared by Kenan BOZDAŞ
Chapter 1 Introduction.
INSTRUCTION SET OF 8085.
Arithmetic Instructions By Dr. S. N. Sampat, Team leader Ms. R. P
THE FETCH-EXECUTE CYCLE.
EE6502/MPMC/UNIT II/STACK AND SUBROUTINE/T.THARANKUMAR
Programming Examples.
University of Gujrat Department of Computer Science
THE FETCH-EXECUTE CYCLE.
Computer Operation 6/22/2019.
Addressing Modes of 8085.
Presentation transcript:

Additional data transfer and 16 bit arithmetic instruction Lecture 1 Gunjeet Kaur Dronacharya Group of Institutions

16 Bit DATA TRANSFER TO REGISTER PAIR (LXI) Load register pair immediate LXI Reg. pair, 16-bit data. The instruction loads 16-bit data in the register pair designated in the operand. Example: LXI H, 2034H or LXI H, XYZ

16 Bit DATA TRANSFER TO REGISTER PAIR (LXI) Load H and L registers direct LHLD 16-bit address The instruction copies the contents of the memory location pointed out by the 16-bit address into register L and copies the contents of the next memory location into register H. The contents of source memory locations are not altered. Example: LHLD 2040H

DATA TRANSFER FROM MEMORY TO MICROPROCESSOR MOV R,M R, M copies data byte from Memory to Register. Memory location, its location is specified by the contents of the HL registers. Example: MOV B, M Load accumulator indirect

DATA TRANSFER FROM MEMORY TO MICROPROCESSOR LDAX B/D Reg. pair The contents of the designated register pair point to a memory location. This instruction copies the contents of that memory location into the accumulator. The contents of either the register pair or the memory location are not altered. Example: LDAX B Load accumulator LDA 16-bit address The contents of a memory location, specified by a 16-bit address in the operand, are copied to the accumulator. The contents of the source are not altered. Example: LDA 2034H

DATA TRANSFER FROM MICROPROCESSOR TO MEMORY OR DIRECTLY INTO MEMORY MOV M,R This instruction copies the contents of the source. The source register are not altered. As one of the operands is a memory location, its location is specified by the contents of the HL registers. Example: MOV M, B STA 16-bit address The contents of the accumulator are copied into the memory location specified by the operand. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address. Example: STA 4350H

(cont.) Store accumulator indirect STAX Reg. pair The contents of the accumulator are copied into the memory location specified by the contents of the operand (register pair). The contents of the accumulator are not altered. Example: STAX B

(cont.) Store H and L registers indirect SHLD 16-bit address The contents of register L are stored into the memory location specified by the 16- bit address in the operand and the contents of H register are stored into the next memory location by incrementing the operand. The contents of registers HL are not altered. This is a 3-byte instruction, the second byte specifies the low-order address and the third byte specifies the high-order address. Example: SHLD 2470H

Arithmetic Operations Related to 16 Bits or Register Pairs Increment register pair by 1 INX R The contents of the designated register pair are incremented by 1 and the result is stored in the same place. Example: INX H Decrement register pair by 1 DCX R The contents of the designated register pair are decremented by 1 and the result is stored in the same place. Example: DCX H

Arithmetic Operations Related to Memory Add memory ADD M : The contents of the operand ( memory) are added to the contents of the accumulator and the result is stored in the accumulator. The operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the addition.

Arithmetic Operations Related to Memory Subtract memory SUB M : The contents of the operand ( memory) are subtracted to the contents of the accumulator and the result is stored in the accumulator. The operand is a memory location, its location is specified by the contents of the HL registers. All flags are modified to reflect the result of the Subtraction. Increment memory by 1/Decrement memory by 1 INR M/DCR M : The contents of the memory are incremented by 1 using INR and decremented by 1 using DCR and the result is stored in the same place. The operand is a memory location, its location is specified by the contents of the HL registers.