Topics Off-chip connections..

Slides:

Advertisements

Similar presentations

CMOS Logic Circuits.

Advertisements

Topics Electrical properties of static combinational gates:

Digital Pad Operation Christian Vega R. Jacob Baker UNLV Electrical & Computer Engineering.

» When you have completed this module you will know, what components do, what they physically look like and how they are represented in a circuit diagram.

Logic Families and Their Characteristics

Introduction to CMOS VLSI Design Lecture 20: Package, Power, and I/O

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 20 - Chip-Level.

Microwave Interference Effects on Device,

VLSI Digital System Design

As an Astable Multivibrator.  An integrated chip that is used in a wide variety of circuits to generate square wave and triangular shaped single and.

IC packaging and Input - output signals

Digital Systems: Digital IC Characteristics

Modern VLSI Design 4e: Chapter 7 Copyright  2008 Wayne Wolf Topics Global interconnect. Power/ground routing. Clock routing. Floorplanning tips. Off-chip.

Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 4 – Inside the Computer.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.

CSIS CSIS Input AND from Transistors Illustrates basic use of IDL-800 Illustrates construction of gates Illustrates the “transistor bleed-through”

First, let’s review the structure and use of a breadboard.

FPGA-Based System Design: Chapter 2 Copyright  2003 Prentice Hall PTR Topics n Off-chip connections.

Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

1 OUTPUT Pad and Driver. 2 CLOCK DRIVER 3 Buffering S = scaling or tapering factor CL = S N+1 Cg ……………… All inverters have identical delay of t o = delay.

Introduction to CMOS VLSI Design Lecture 25: Package, Power, Clock, and I/O David Harris Harvey Mudd College Spring 2007.

Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Pseudo-nMOS gates. n DCVS logic. n Domino gates. n Design-for-yield. n Gates as IP.

Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.

Final Lesson ESD Summary VLSI Technologies. ESD The gate oxide in CMOS transistors is extremely thin (100 Å or less). This leaves the gate oxide of the.

NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.

Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.

11-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon Latch-up & Power Consumption Latch-up Problem Latch-up condition  1   2 >1 GND Vdd.

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Electrical Characteristics of IC’s Part 2

Electrical Characteristics of Logic Gates Gate Characteristics Last Mod: January 2008  Paul R. Godin.

Physical Properties of Logic Devices Technician Series Created Mar

Transistors to Gates © 2011 Project Lead The Way, Inc.Magic of Electrons.

HIGH VOLTAGE DC BY MARX GENERATOR PRINCIPLES

MICROPROCESSOR DESIGN1 IR/Inductive Drop Introduction One component of every chip is the network of wires used to distribute power from the input power.

High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology

RASH DRIVING WARNING SYSTEM FOR HIGHWAY POLICE

IC packaging and Input - output signals

LOW VOLTAGE DC TOHIGHER VOLTAGE DC UP 6 VOLT DC TO 10 VOLT DC USING 555 TIMER SUBMITTED BY.

MOS Capacitance Unit IV : GATE LEVEL DESIGN VLSI DESIGN 17/02/2009

Key Stage ic Using a (555 IC) as a Monostable / Astable Circuit 555 IC Live Wire / PCB Wizard - (555 IC) Circuit RA Moffatt.

THREE PHASE FAULT ANALYSIS WITH AUTO RESET ON TEMPORARY FAULT AND PERMANENT TRIP OTHERWISE Submitted by:

OVER VOLTAGE OR UNDER VOLTAGE

OVER VOLTAGE OR UNDER VOLTAGE

LOAD CUTOFF SWITCH UPON OVER VOLTAGE OR UNDER VOLTAGE

Resistors: Sheet resistances are process and material dependent. Typical values: - Gate poly-Si: Rsh= W/□ - High resistivity poly:

MARX GENERATOR BASED HIGH VOLTAGE USING MOSFETs

EI205 Lecture 3 Dianguang Ma Fall, 2008.

Integrated Circuits.

STEP UP 6 VOLT DC TO 12 VOLT DC

Chapter 25 Integrated Circuits.

EI205 Lecture 15 Dianguang Ma Fall 2008.

Topics Basic fabrication steps. Transistor structures.

MAINS SUPPLY SENSED Over Voltage

Ian Kearney, Hank Sung, William Wolfe

MC3479P Stepper Motor and Stepper Motor IC

The Xilinx Virtex Series FPGA

Lecture 10 Circuit Basics of Microprocessor

Design Technologies Custom Std Cell Performance Gate Array FPGA Cost.

Digital Electronics Lab 2 Instructor:

Bipolar Transistors AIM:

Introduction to I/O PAD

Transistors to Gates Transistors to Gates Gateway To Technology

Basic Electronics Part Two: Electronic Components.

The Xilinx Virtex Series FPGA

MOSFETs AIM: To understand how MOSFETs can be used as transducer drivers PRIOR KNOWLEDGE: Output transducers, Current in circuits, Calculating resistor.

Component Identification: Digital

Integrated Circuits Computer Signals

Logic Gates AIM: To know the different types of logic gate

Example Example 1: An electric lamp is rated 110 W, 200 V. When the lamp is operated at its rated power and voltage, calculate a) the current flowing through.

Dr. Hari Kishore Kakarla ECE

Presentation transcript:

Topics Off-chip connections.

Off-chip connections A package holds the chip. Packages can introduce significant inductance. Pads on the chip allow the wires on chip to be connected to the package. Pads are library components which require careful electrical design.

Structure of a typical package

Solder ball connection package solder substrate

Package structure Package body is physical/thermal support for chip. Cavity holds chip. Leads in package connect to pads, provide substrate connection to chip.

Some packages DIP PGA PLCC

Pin inductance Package pins have non-trivial inductance. Power and ground nets typically require many pins to supply required current through the packaging inductance.

Pin inductance example Power circuit including pin indutance:

Pin inductance example, cont’d Voltage across pin inductance: vL = L diL / dt Current surge into chip causes inductive voltage drop: L = 0.5 nH; iL = 1A; vL = 0.5 V.

I/O architecture Pads are placed on top-layer metal to provide a place to bond to the package. Some advanced packaging systems bond directly to package without bonding wire; some allow pads across entire chip surface.

Input pads Main purpose is to provide electrostatic discharge (ESD) protection. Gate voltage of transistor is very sensitive—can be permanently damaged by high voltage. Static electricity in room is sufficient to damage CMOS ICs.

Input pad circuits Resistor is used in series with pad to limit current caused by voltage spike. May use parasitic bipolar transistors to drain away high voltages: one for positive pulses; another for negative pulses. Must design layout to avoid latch-up.

Output pad circuits Don’t need ESD protection—transistor gates not connected to pad. Must be able to drive capacitive load of pad + outside world. May need voltage level shifting, etc. to be compatible with other logic families.

Output pad circuit, cont’d.

Three-state pad Combination input/output, controlled by mode input on chip. Pad includes logic to disconnect output driver when pad is used as input. Must be protected against ESD.

Three-state pad circuit