Commissioning and Testing the LHC Beam Interlock System

Slides:



Advertisements
Similar presentations
Status of the CTP O.Villalobos Baillie University of Birmingham April 23rd 2009.
Advertisements

André Augustinus 15 March 2003 DCS Workshop Safety Interlocks.
Software Quality Assurance Inspection by Ross Simmerman Software developers follow a method of software quality assurance and try to eliminate bugs prior.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
Illinois Institute of Technology
A. Castañeda 07 th September 2009 Generators and Detectors Permit Loop / CIBG / CIBO 0v0.
Technical review on UPS power distribution of the LHC Beam Dumping System (LBDS) Anastasia PATSOULI TE-ABT-EC Proposals for LBDS Powering Improvement 1.
The Architecture, Design and Realisation of the LHC Beam Interlock System Machine Protection Review – 12 th April 2005.
Understand Application Lifecycle Management
End HomeWelcome! The Software Development Process.
Status of Data Exchange Implementation in ALICE David Evans LEADE 26 th March 2007.
Chapter 6 – Connectivity Devices
André Augustinus 10 September 2001 DCS Architecture Issues Food for thoughts and discussion.
RF voltage and frequency interlocks A. Butterworth MP review 17/6/2010.
E v3 aLIGO SEI Testing and Commissioning Overall Plan
B. Todd et al. 25 th August 2009 Observations Since v1.
1 Interlock logic for LHC injection: intensity limitations Jörg Wenninger AB-OP-SPS Outcome of the join Machine-Experiments Workshop on Machine Protection.
B. Todd AB/CO/MI BIS Audit 18 th September 2006 Signal Integrity Electro-Magnetic Compatibility Dependability.
Beam Interlock System MPP Internal ReviewB. Puccio17-18 th June 2010.
AB/CO Review, Interlock team, 20 th September Interlock team – the AB/CO point of view M.Zerlauth, R.Harrison Powering Interlocks A common task.
B. Todd et al. 19 th August 2009 The Beam Interlock System Thanks to: Machine Protection Panel, R. Schmidt, B. Puccio, M. Zerlauth and many more… 0v2.
Training LHC Powering - Markus Zerlauth Powering Interlocks Markus Zerlauth AB/CO/MI.
RF Commissioning D. Jacquet and M. Gruwé. November 8 th 2007D. Jacquet and M. Gruwé2 RF systems in a few words (I) A transverse dampers system ACCELERATING.
BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015.
ESS Timing System Plans Timo Korhonen Chief Engineer, Integrated Control System Division Nov.27, 2014.
Reliability and Performance of the SNS Machine Protection System Doug Curry 2013.
RF acceleration and transverse damper systems
Software Testing.
Realising the SMP 1. Safe Machine Parameters Overview
0v1.
LHC Beam Commissioning Meeting V. Kain & R. Alemany
Data providers Volume & Type of Analysis Kickers
The TV Beam Observation system - BTV
Test-Driven Development
Beam Interlock System SPS CIBU Connection Review
DRY RUNS 2015 Status and program of the Dry Runs in 2015
2007 IEEE Nuclear Science Symposium (NSS)
R. Denz, A. Gomez Alonso, AT-MEL-PM
Dependability Requirements of the LBDS and their Design Implications
Realising the SMP 1. Safe Machine Parameters Overview
Installation of an Instrument on a CERN machine
Overview of CERN BIS and Communication Hardware
LINAC4 50 MeV phase BIS STATUS
B.Todd, M. Zerlauth, I. Romera, A. Castaneda
IEEE Std 1074: Standard for Software Lifecycle
J. Uythoven for the MPE-MI & MS Teams
1v0.
Introduction to Requirements
0v1.
Applied Software Implementation & Testing
Chapter 12 Implementing Business/IT Solutions.
Lecture 09:Software Testing
Remote setting of LHC BLM thresholds?
Combiner functionalities
Thursday’s Lecture Chemistry Building Musspratt Lecture Theatre,
LHCCWG Meeting R. Alemany, M. Lamont, S. Page
Dry Run 0 Week 13: BI test of...everything circulating beam: all fixed displays and BI applications OP directories for 2009, concentrators running Need.
J. Emery, B. Dehning, E. Effinger, G. Ferioli, C
M. Krivda for the ALICE trigger project, University of Birmingham, UK
M. Zerlauth, I. Romera 0v1.
Test Case Test case Describes an input Description and an expected output Description. Test case ID Section 1: Before execution Section 2: After execution.
1v1.
Will We Ever Get The Green Light For Beam Operation?
TS2 PSS Architecture, Concepts of Operations and Interfaces
Basics of Telecommunications and Networks
Beam Interlocks for Detectors and Movable Devices
PSS verification and validation
The LHC Beam Interlock System
Friday 14th September 03:15 Beta* at 1 km. Optics measurements, see yesterday. 07:00 Dump. 08:00 Refill with 3 nominal bunches for high beta. 11:15 Beams.
SPS Injection BIS - Draft requirements
Presentation transcript:

Commissioning and Testing the LHC Beam Interlock System MPWG – 2nd September 2005

Testing and Commissioning 1. System Overview Beam Permit Loops Beam Interlock Controllers User Interfaces 2. Testing and Commissioning Methods Overview Phase I Testing – Stand Alone Controller Level Phase II Testing – Full Controller Level Phase III Testing – System Level Phase IV Testing – Machine Level 3. Summing Up Open Questions LHC Beam Interlock System

System Overview 1. System Overview Beam Permit Loops Beam Interlock Controllers User Interfaces 2. Testing and Commissioning Methods Overview Phase I Testing – Stand Alone Controller Level Phase II Testing – Full Controller Level Phase III Testing – System Level Phase IV Testing – Machine Level 3. Summing Up Open Questions LHC Beam Interlock System

Beam Permit Loops Beam Dump Beam-1 and Beam-2 Beam Interlock Controllers (BIC) 16 BICs - Two at each Insertion Point Up to 20 User Systems per BIC 6 x Beam-1 8 x Both-Beam 6 x Beam-2 4 fibre-optic channels from Point 6 1 clockwise & 1 anticlockwise for each Beam 10MHz Square wave generated at IR6 Signal can be cut by any Controller Signal can be monitored by any Controller When any of the four 10MHz signals are absent at IP6, BEAM DUMP! Beam-1 / Beam-2 are Independent! LHC Beam Interlock System

Beam Interlock Controllers Based on VME – Has a few sub-components all needs to be completely tested!! LHC Beam Interlock System

User Interfaces All links designed to be almost 100% testable from end to end of BIS Using Built-In Test Mode BUT we need to test the cable to the User System to cover 100% of the system LHC Beam Interlock System

Methods 1. System Overview 2. Testing and Commissioning Methods Beam Permit Loops Beam Interlock Controllers User Interfaces 2. Testing and Commissioning Methods Overview Phase I Testing – Stand Alone Controller Level Phase II Testing – Full Controller Level Phase III Testing – System Level Phase IV Testing – Machine Level 3. Summing Up Open Questions LHC Beam Interlock System

Testing and Commissioning Overview Need to verify the integrity of the complete Beam Interlock System Both In Lab & In LHC Both With & Without User Systems Using ideas from Felix (see MPWG #46) Stealing Markus’ PIC Test and Commissioning Documentation for a Basis Documentation Describes Individual System Tests Describes Commissioning Gives basis for Pass / Fail Criteria Lists failure diagnosis for likely failures Serves as a guide for writing the Test Software LHC Beam Interlock System

The Testing and Commissioning has been split into phases Phases Overview The Testing and Commissioning has been split into phases Incrementally tests the system, allowing milestones to be set for testing Provides clear boundaries of who is involved, and where the test is carried out. LHC Beam Interlock System

I Phase I Stand Alone Controller Test Who? Machine Interlocks Team Where? Lab / LHC LHC Beam Interlock System

II Phase II Controller & Interface Test Who? Machine Interlocks Team Where? Lab / LHC LHC Beam Interlock System

III Phase III Beam Interlock System Test Who? Machine Interlocks Team Where? Lab / LHC LHC Beam Interlock System (Lab max 3 BICs)

IV Phase IV Beam Interlock System Commissioning Who? Machine Interlocks Team Where? LHC LHC Beam Interlock System & LHC User Systems & LBDS

(as currently implemented for the PIC/QPS/PC arrangement) Phases Summary Phase I tests the Beam Interlock Controller in a stand-alone mode. Phase II tests the Beam Interlock Controller including the User Interfaces, it ensures that the communications are coherent, and operating to specification. Phase III tests the whole Beam Interlock System, including the Beam Permit Loops. It gives a time value for the propagation of each User System signal from a BIC to the LBDS. These results can be used in conjunction with the History Buffer to provide accurate Post-Mortem information from the BIS. Phase IV is the final commissioning step required for LHC operation; it tests all the User System Inputs to the User Interfaces, and verifies the correct breaking of the permit loop as well as the detection of this by the LBDS. For Phase IV a high level sequencer would be ideally used to switch User Permits false at the User System level. (as currently implemented for the PIC/QPS/PC arrangement) LHC Beam Interlock System

Methods 1. System Overview 2. Testing and Commissioning Methods Beam Permit Loops Beam Interlock Controllers User Interfaces 2. Testing and Commissioning Methods Overview Phase I Testing – Stand Alone Controller Level Phase II Testing – Full Controller Level Phase III Testing – System Level Phase IV Testing – Machine Level 3. Summing Up Open Questions LHC Beam Interlock System

Open Questions & Comments Phases I, II and III can be carried out Independently, we don’t need User Systems to be ready! BUT… For the Permit Loop testing (phase III) the LBDS Frequency Detector must be Ready, installed, and powered OR Replaced by a dummy module OR Bridged completely 3. Can User Systems set User Permit A AND/OR B to true? This is against the rules laid out in the Beam Interlock Specification But this would speed up commissioning Without this, we’ll not be able to test the link User System to User Interface until the User System is really ready for beam. LHC Beam Interlock System

Open Questions & Comments 4. Can User Systems and LBDS work with this Sequencer idea? The ideal would be a push button on demand complete system integrity check before every run Carried out by this sequencer! LHC Beam Interlock System

FIN LHC Beam Interlock System

Typical Method (Phase III) LHC Beam Interlock System