TK Upgrade report.

Slides:



Advertisements
Similar presentations
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Advertisements

1 ACES Workshop, March 2011 Mark Raymond, Imperial College. Two-in-one module PT logic already have a prototype readout chip for short strips in hand CBC.
Milestones and Schedule of SVD Construction Markus Friedl (HEPHY Vienna) on behalf of the Belle II SVD Collaboration BPAC October 2012.
N-XYTER Hybrid Developments Christian J. Schmidt et al., GSI Darmstadt JINR, Dubna, Oct. 15 th 2008.
LHCC referees meeting, 10 October 2005Børge Svane Nielsen, NBI1 Status of the FMD LHCC referees meeting, 10 October 2005 Børge Svane Nielsen Niels Bohr.
Brenna Flaugher Oct. 31 th CDF Meeting1 RunIIb Silicon Project Successful Lehman Review Sept Workshop at LBL 10/23-10/25: Wednesday-Thursday  hybrids.
WP2: Detector development Summary G. Pugliese INFN - Politecnico of Bari.
Embedded Pitch Adapters a high-yield interconnection solution for strip sensors M. Ullán, C. Fleta, X. Fernández-Tejero, V. Benítez CNM (Barcelona)
Johann Zmeskal, Stefan Meyer Institute for subatomic Physics Vienna, Austria INPC 2010, Vancouver JointGEM Project Status Report 3 rd JointGEM Meeting.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
D. Lissauer, BNL. 1 ATLAS ID Upgrade Scope R&D Plans for ATLAS Tracker First thoughts on Schedule and Cost.
Tracker Upgrade Week –Sensors Meeting Sensor Production 24. July 2014 Marko Dragicevic.
WP2: Detector development Summary G. Pugliese INFN - Politecnico of Bari.
VC Feb 2010Slide 1 EMR Construction Status o General Design o Electronics o Cosmics test Jean-Sebastien Graulich, Geneva.
Summary of the FEE Session Christian J. Schmidt JINR, Dubna, Oct. 17 th 2008.
A Silicon vertex tracker prototype for CBM Material for the FP6 Design application.
2 Silicon pixel part Done and to be written Written! Under way To be done Introduction 1.Hybrid Pixel Assembly Concept 2.Silicon sensor 1.First thinned.
ATLAS PIXEL SYSTEM OVERVIEW M. Gilchriese Lawrence Berkeley National Laboratory March 11, 1999.
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
Update on the Triple GEM Detectors for Muon Tomography K. Gnanvo, M. Hohlmann, L. Grasso, A. Quintero Florida Institute of Technology, Melbourne, FL.
UCSC August 12, 2008 U.S. Upgrade R&D Meeting: Strip Detector  Seiden.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Peter Sharp CERN CMS Tracker Summary of the Tracking Trigger Working Group Peter Sharp 21 November 2008.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
ASIC Building Blocks for Tracker Upgrade A. Marchioro / CERN-PH-ESE October, 2009.
WG3 – STRIP R&D ITS - COMSATS P. Riedler, G. Contin, A. Rivetti – WG3 conveners.
Electronics Preparatory Group 6 June Events which happened  Meeting of all the conveners of working groups 
News and Miscellaneous UPO Jan Didier Contardo, Jeff Spalding 1 UPO Jan Workshop on Upgrade simulations in 2013 (Jan. 17/18) -ESP in.
VELO upgrade news 19 January VELO Upgrade Survey  Not yet filled in, but last answers arriving in the next 24 hours....!  Hope to soon appoint.
Status of the Planar Edgeless Silicon Detectors Gennaro Ruggiero TOTEM Collaboration Meeting 09/11/2005.
F Fermilab Vertex Effort From a Fermilab Detector R&D Perspective Marcel Demarteau For the Fermilab ILC Detector & Physics R&D Group ALCPG Vertex Detector.
Geoff HallLECC LHC detector upgrades Introductory comments on electronic issues Organisation of this short session.
Organization, Proposal and Funding We hope to finish the revised proposal this week Need some cleanup I added a section on simulation needs – should be.
Upgrade with Silicon Vertex Tracker Rachid Nouicer Brookhaven National Laboratory (BNL) For the PHENIX Collaboration Stripixel VTX Review October 1, 2008.
RD53 1.  Full/large demonstrator chip submission ◦ When: 2016 A.Early 2016: If chip must have been fully demonstrated in test beams for TDRs to be made.
NSW Electronics Preliminary Design Review Feb 2015 Introduction and Review Scope Feb 2015 NSW ELTX PDR S. Zimmermann 1 Stephanie Zimmermann.
B => J/     Gerd J. Kunde PHENIX Silicon Endcap  Mini-strips (50um*2mm – 50um*11mm)  Will not use ALICE chip  Instead custom design based on.
SVD Status Markus Friedl (HEPHY Vienna) SVD-PXD Göttingen, 25 September 2012.
Durham TB R. Frey1 ECal R&D in N. America -- Test Beam Readiness/Plans Silicon-tungsten SLAC, Oregon, Brookhaven (SOB) Scintillator tiles – tungsten U.
Panja Luukka. Silicon Beam Telescope (SiBT) Group Since 2007 a collaboration of several CMS institutes has been operating a silicon micro-strip beam telescope.
Draft of 3 year CMOS Strip Programme Need to advise WG3 on likely resource requirement Draft Outline provided at Valencia Discuss and improve basis for.
Upgrade plans for ATLAS. Nigel Hessey (Nikhef) is overall ATLAS upgrade coordinator.
Straw man layout for ATLAS ID for SLHC
CMS Phase 2 Tracker R&D R. Lipton 2/27/2014
14.4. Readout systems for innovative calorimeters
SVT – SuperB Workshop – Annecy March 2010
n-XYTER Hybrid Developments
 Silicon Vertex Detector Upgrade for the Belle II Experiment
SVT subchapters & editors
Technical Design for the Mu3e Detector
Project definition and organization milestones & work-plan
Results achieved so far to improve the RPC rate capability
P. Morettini Towards Pixel TDR PM - ITk Italia - Introduction 8/2/2017.
SVT – SuperB Workshop – SLAC 6-9 Oct 2009
Hybrid Pixel R&D and Interconnect Technologies
Highlights of Atlas Upgrade Week, March 2011
Meeting at CERN March 2011.
WP microelectronics and interconnections
Adapting the via last Design
SVT Issues for the TDR What decisions must be taken before the TDR can be written? What is the mechanism for reaching those decisions How can missing information.
The CBC microstrip readout chip for CMS at LHC Phase II
Work packages status in Torino and perspectives
Valerio Re (INFN-Pavia) on behalf of the RD53 collaboratios
SVT – SuperB Workshop – Frascati Sept. 2010
3D sensors: status and plans for the ACTIVE project
Upgrade Phase 2 Mechanics meeting, 21 March 2013 Introduction
Perugia SuperB Workshop June 16-19, 2009
3D electronic activities at IN2P3
Presentation transcript:

TK Upgrade report

Sensors R&D Sensors R&D based on HPK samples continuing efficiently A lot of data being collected, plan to converge on specs in Q1 2013, then move onto Market Survey Prototypes qualified with new vendor Infineon Austria: excellent quality Encouraging option to pursue, very good news in view of procurement, next steps planned R&D for pixel phase II continuing (planar silicon from HPK, 3d silicon, diamond) Needs to be boosted/structured in the coming future

FE Electronics and modules - I Good progress in the development of strip pT modules (“2S modules”) New version of readout chip (CBC2) submitted this summer Layout adapted to C4 bump-bonding onto high-density substrate Reads out 2x127 channels, for an assembly of two silicon sensors Implements a preliminary version of correlation logic Layout of a 2-CBC hybrid finalized, awaiting a quote from the provider Will be used to assemble “mini” 2S modules early next year, together with Infineon sensors (available) DAQ development also started, in view of coming beam tests Making progress in defining the overall electronics architecture in all details Including powering and controls Aim at finalizing specifications for CBC3 in Q1 2013 Will include all required functionalities Mechanical design of the module refined Prototyping of full-scale assemblies with dummy parts to start before the end of the year Purpose: optimize design of supporting mechanics and cooling, develop assembly procedures

FE Electronics and modules - II Development of pixellated pT module continuing, in both versions With horizontal interconnections (“PS modules”): Work in progress in the analogue front-end for the pixellated sensor, in 65 nm technology Exploring option to optimize correlation logic Module design refined With vertical interconnections (“VPS modules”) Electronics design progressing Launched new R&D line on edgeless sensors, to address concerns on yield for large-area modules

Track-trigger and back-end electronics Evolving organization following definition of the new Upgrade WGs Already established good communication with the Trigger Performance and Strategy Working Group Re-opened discussion on scope of Tracker Upgrade, Track Trigger, and related boundary conditions Positive and fruitful discussion A solid, well-understood and shared definition of the scope (with possibly some retuning), is highly desirable, but a big change of scope is not affordable Need to boost and structure the work on the track-trigger and back-end electronics, in cooperation with the TPSWG

Pixel phase II Starting to form a collaboration to design the ultimate CMS pixel chip 65 nm technology identified as the preferred option Several groups interested, exploring possible synergies with ATLAS Will now extend the discussion to more general system aspects

Comments and outlook R&D on sensors, FE electronics and modules progressing well Will now increase the focus on back-end processing of trigger info Overall, need a significant change of pace within the next 1-2 years, to deliver a working tracker by LS3 Freeze the concept Narrow down open options Structure pixel phase 2 upgrade Attract more people/groups to participate in the developments Plan to hold a series of topical mini-workshops in Q1-Q2 2013 Will serve as reviews of all the ongoing activities Will help to converge towards a fully defined project, and prepare for writing a TP in 2014