Sequential logic design principles

Slides:



Advertisements
Similar presentations
Introduction to Sequential Circuits
Advertisements

10/2/0810/2/2008ECE 561 -ECE Lecture 51 State Machine Implementation 10/2/20081ECE Lecture 5.
State-machine structure (Mealy)
Types of Logic Circuits
State Machine Design Procedure
TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Computing Machinery Chapter 5: Sequential Circuits.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.
ECE 331 – Digital System Design
EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
5. Choose a flip-flop type for the state memory. ReturnNext 7.4 Clocked Synchronous State-Machine Design 1. Construct a state/output table corresponding.
CSCE 211: Digital Logic Design
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
ENGIN112 L25: State Reduction and Assignment October 31, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 25 State Reduction and Assignment.
Clocked Synchronous State Machine Design
IKI c-Synthesis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: Prof. Daniel Gajski’s transparency.
Synchronous Circuit Design (Class 10.1 – 10/30/2012) CSE 2441 – Introduction to Digital Logic Fall 2012 Instructor – Bill Carroll, Professor of CSE.
CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.
Introduction to Sequential Logic Design Finite State-Machine Design.
CPEN Digital System Design Chapter 5 - Sequential Circuits Sequential Circuit Design C. Gerousis © Logic and Computer Design Fundamentals, 4 rd Ed.,
Introduction to State Machine
Computer Organization & Programming Chapter 5 Synchronous Components.
Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,
DLD Lecture 26 Finite State Machine Design Procedure.
Sequential Circuit: Analysis BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Registers; State Machines Analysis Section 7-1 Section 5-4.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Introduction to Sequential Logic Design Finite State-Machine Analysis.
State Machine Design State Machine Design Digital Electronics
ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)
1 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered from the same master clock signal,
Flip Flops.
Week #7 Sequential Circuits (Part B)
Summary Latch & Flip-Flop
Introduction to Sequential Logic Design
Computer Organization
Learning Outcome By the end of this chapter, students are expected to refresh their knowledge on sequential logic related to HDL.
FIGURE 5.1 Block diagram of sequential circuit
Sequential Circuit: Counter
Digital Design Lecture 9
Dr. Clincy Professor of CS
ECE 301 – Digital Electronics
Introduction to Sequential Logic Design
FINITE STATE MACHINES (FSMs)
CENG 241 Digital Design 1 Lecture 11
State Reduction and State Assignment
Jeremy R. Johnson Mon. Apr. 3, 2000
ECE 434 Advanced Digital System L04
Example: Re-design with Moore Model
ECE 434 Advanced Digital System L05
CSE 370 – Winter Sequential Logic-2 - 1
Assignment 1.
CSE 370 – Winter Sequential Logic - 1
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Instructor: Alexander Stoytchev
Electronics for Physicists
DESIGN OF SEQUENTIAL CIRCUITS
SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.
ECE 352 Digital System Fundamentals
FINITE STATE MACHINES.
ANALYSIS OF SEQUENTIAL CIRCUIT LOGIC DIAGRAM
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Instructor: Alexander Stoytchev
EGR 2131 Unit 12 Synchronous Sequential Circuits
Sequential Digital Circuits
Presentation transcript:

Sequential logic design principles Chapter 7 Sequential logic design principles Memory devices : Latch and Flip-flop Sequential logic : Pipeline and FSM Analysis and Synthesis for FSM

States analyze examples Design an “1s-counting machine : The output Z should be 1 if the number of 1 inputs on X and Y since reset is a multiple of 4, and 0 otherwise.

States analyze examples Step 1: set up enough state with different meaning ; State name state meaning S0 00 initial or four 1s, Z=1; S1 01 one 1s, Z=0; S2 11 two 1s, Z=0; S3 10 three 1s, Z=0;

States analyze examples Step 2: set up the state diagram and the state table ; S* XY Z State meaning 00 01 11 10 S0 S1 S2 1 Zero 1s S3 One 1s Two 1s Three 1s

States analyze examples Step 3: get the transition table according to the state coding;

States analyze examples Design a “simple state machine ”: The output Z should be 1 if : A had the same value at each of the two previous clock ticks or B is 1 and last Z was 1.

States analyze examples Step 1: set up enough state with different meaning ; State name state meaning S0 initial state; S1 A=0; S2 A=1; S3 A=00; Z=1; S4 A=11; Z=1; S5 A=01; Z=1; S6 A=01; Z=0; S7 A=10; Z=1; S8 A=10; Z=0;

States analyze examples Step 2: state / output table

States analyze examples Step 3: state minimization Equivalent state: the current output is the same; the transition states is the same on same inputs; The equivalent states should be replaced by a single state !

States analyze examples Step 3: state minimization Equivalent states pairs: S5—S4 S6—S2 S7—S3 S8—S1 S* AB Z 00 01 11 10 S0 S1 S2 S3 S4 1 The minimal state/output table

States analyze examples Step 3: state minimization The minimal state diagram

States analyze examples Step 4: state assignment Use decomposed assignment, output is Q2;

States analyze examples Step 4: transition table and minimal cost design

Transition list and minimization Step 4: transition list and minimal cost design

Transition list and minimization Step 4: transition list and minimal cost design