Beamformer Feeding Board Design and IC Package EM Simulation

Slides:



Advertisements
Similar presentations
Miniature Tunable Antennas for Power Efficient Wireless Communications Darrin J. Young Electrical Engineering and Computer Science Case Western Reserve.
Advertisements

SKAMP Square Kilometre Array Molonglo Prototype. Supporting Institutions  University of Sydney  Argus Technologies  ATNF  ICT Centre.
Study of propagative and radiative behavior of printed dielectric structures using the finite difference time domain method (FDTD) Università “La Sapienza”,
CSICS 2013 Monterey, California A DC-100 GHz Bandwidth and 20.5 dB Gain Limiting Amplifier in 0.25μm InP DHBT Technology Saeid Daneshgar, Prof. Mark Rodwell.
30 th September 2004 High Power RF Couplers James Rogers High Power RF Couplers ELSRF Daresbury Laboratory.
RF Circuit Design Chris Fuller /7/2012.
EKT 441 MICROWAVE Communications
New Features in Sonnet ® 7.0 Planar Electromagnetic Analysis A New Benchmark in Capability by James C. Rautio Sonnet Software, Inc.
Capacitors for RF Applications Michael P. Busse Vice President Dielectric Laboratories, Inc 2777 Rte. 20 East Cazenovia, NY
Nasimuddin1 and Karu Esselle2
Switching Power Supply Component Selection
Introduction The input network of the power amplifier will be designed in the example. The network synthesized will be expanded to allow for biasing of.
In Order of Presentation: Ishaan Sandhu DannY Kang Arslan Qaiser Eric Otte Anuar Tazabekov Capacitive Rain Sensor for Automatic Wiper Control.
SKA TDP Receiver Antenna Interface March 21, 2008 Total system noise contributions Choice of operating temperature Wideband feeds.
Mid-Semester Design Review High Frequency Radio with BPSK Modulation.
ANTENNA Subthreshold Transmitter Implementation for Low Power Sensor Platform Gordon D. Burgett Joseph A. Duperre III Rajesh Garg, Ph.D. Student Dr. Sunil.
What’s Going on in Canada?
Varactor Loaded Transmission Lines for Linear Applications Amit S. Nagra ECE Dept. University of California Santa Barbara.
Radio-Frequency Effects in Integrated Circuits
*Supported by the EU FP7-PEOPLE-2012-ITN project nr , INFIERI, "Intelligent Fast Interconnected and Efficient Devices for Frontier Exploitation in.
Characterization of the electrical response of Micromegas detectors to spark processes. J.Galan CEA-Saclay/Irfu For the RD51 meeting.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Agenda Introduction Overview of RF Design Process Case Study: RF Front-End  Low-Noise Amplifier (LNA)  Duplexer  Power Amplifier Measurement for Design.
Design of Compact and Sharp-Rejection Ultra Wideband Bandpass Filters Using Interdigital Stepped-Impedance Resonators IEICE TRANS. ELECTRON., VOL.E90–C,
1/39 Passive components and circuits - CCP Lecture 11.
Introduction to Controlling the Output Power of a Transistor Stage A load network will be designed to maximize the output power obtainable from the Mitsubishi.
Introduction to SYSTEM-ON-PACKAGE(SOP) Miniaturization of the Entire System © 2008 CHAPTER 5.
Design and Miniaturization of an RFID Tag Using a Simple Rectangular Patch Antenna for Metallic Object Identification Mun Leng Ng Auto-ID Adelaide.
Maximum Gain Amplifiers For the two-port network shown below, It is well known that maximum power transfer from the source to the transistor occurs when:
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Integrated receivers for mid-band SKA Suzy Jackson Engineer, Australia Telescope National Facility SKADS FP6 Meeting – Chateau de Limelette – 4-6 November,
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
LOGO A Multi Unsymmetrical Beam Tapered Slot Ya-gi Antenna with λ/4 for PMMW Imaging  Presenter: Ya Chung Yu.
Team 2: Bluetooth Mass Storage Device By Ryan Weaver Preliminary PCB Layout and Design Narrative 1 Yucel ParsakYuri Kubo Scott PillowRyan Weaver.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
Ph.D. Candidate: Yunlei Li Advisor: Jin Liu 9/10/03
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #8. VLSI Components in CMOS Technology  Introduction  Resistor Design  Capacitor Design  Inductor Design 
Moore’s Law and Its Future Mark Clements. 15/02/2007EADS 2 This Week – Moore’s Law History of Transistors and circuits The Integrated circuit manufacturing.
Single Balanced Mixer Design ECE 6361
DBS Receiver System Presented By: Sarah Scharf, Pierre Desjardins, GuiPing Zhang, Peter Eseraigbo Supervisor: Prof. Barry Syrett.
3-Stage Low Noise Amplifier Design at 12Ghz
Modelling and Simulation of Passive Optical Devices João Geraldo P. T. dos Reis and Henrique J. A. da Silva Introduction Integrated Optics is a field of.
1 Design of the Compact Dual-Band Bandpass Filter With High Isolation for GPS/WLAN Applications Adviser : Hon Kuan Reporter : Yi-Hsin Su Student ID : M98L0210.
Passive Integrated Elements Robert H. Caverly, Villanova University The creation of these notes was supported by a Grant from The National Science Foundation.
Testing elements in a fast communication channel 100GB/s Final Presentation Spring 2010 Developers: Hanna Alam and Yousef Badran Project supervised by:
SENSITIVE SKIN. OUTLINE INTRODUCTION SKIN MATERIALS DEVICES SIGNAL PROCESSING ADVANTAGES DISADVANTAGES APPLICATION CONCLUSION.
DESIGN OF TOOTHED LOG PERIODIC ANTENNA
UNIVERSITY COLLEGE OF ENGINEERING SUBMITTED BY- ANUJ KUMAR BHARDWAJ(09/078) AVINASH KUMAR(09/082) ATYENDRA KASHYAP(10/511) MAHENDRA KUMAR YADAV(09/094)
The Breadboard The Breadboard Digital Electronics TM
Diode Detector Simulation, Design and Measurement
Chung-Hwa Wu, Chi-Hsueh Wang, and Chun Hsiung Chen,
RF components Design for the Internet Over TV Band Adaptor
Hala Esawi Hana Masri Shorouq Abu Assab Supervised by: Dr.Yousef Dama
WEBENCH® Coil Designer
Diode Detector Simulation, Design and Measurement
Lets Design an LNA! Anurag Nigam.
Contacts:- For enquiries, please contact the following members:
Mid Frequency Aperture Arrays
Extending the Range of eZ430-TMS37157 PaLFI
Bluetooth Antenna Design
The Breadboard The Breadboard Digital Electronics TM
Capacitors for RF Applications Michael P. Busse Vice President
RF Front End Radio Design- Simulations and Specifications
Overview of VLSI 魏凱城 彰化師範大學資工系.
IT 318: M12 PWB Manufacturing IT M11.
The Breadboard The Breadboard Digital Electronics TM
An Overview of Antennas:
Presentation transcript:

Beamformer Feeding Board Design and IC Package EM Simulation Presenter: Tailei Wang Supervisor: Aurore SavoyNavarro Steve Torchinsky Sangitiana Rakotozafy Harison

Outline Introduction of the Square Kilometer Array (SKA) and Octagonal Ring Array (ORA); Printed Circuit Board (PCB) design in Altium; Board Electromagnetic (EM) Simulation in HyperLynx; Integrated Circuit (IC) Package EM Simulation in ADS and HyperLynx; Future Work and Acknowledgement. 1) Why this board is needed? 2) Explain the design process in Altium and HyperLynx 3) The influence of package, significantly affect the IC performance 2/20

SKA and ORA Collecting area: 1 million m2 The Square Kilometre Array (SKA) will be the largest radio astronomy facility ever built with a collecting area equivalent to a million square meters. The SKA will combine the signals received from thousands of small antennas spread over a distance of several thousand kilometers to simulate a single giant radio telescope capable of extremely high sensitivity and angular resolution. Octagonal Ring Antenna (ORA) [1] is a kind of antenna technology which can be used in SKA. Between the ORA and beamformer board, a feeding board is needed to feed the LNA board in ORA and connect with the beamformer board. Spread over thousand kilometers 3/20

Introduction of the Board 4/20

Step 1: Board Design in Altium 5/20

Step 2:Layer Stack of the Board The thickness will make sure the board is strong enough, not easy to be bended. Total Thickness: 1.59mm 6/20

Step 3: EM Simulation with Hyperlynx The overall insertion loss is less than 0.15dB which satisfied the requirement in engineering application. 7/20

The Influence of Metal Via With metal via Without metal via 8/20

The Influence of Dielectric Constant Variation As we know, the dielectric of FR4 is not stable, it varies from 3.8 to 4.3. The simulation result shows that the D-value caused by variation of dielectric is less than 0.08 dB. 9/20

Step 4: Line Simulation with Hyperlynx This simulation is used to select the component value. Comparing the S11 and S33 curve, we should choose 100pf capacitor. 10/20

Step 5: Prototype of the Board Size: 162mm*41.3mm 11/20

Package EM simulation in ADS Why do we need to do the simulation? IC characterization is no longer limited to the IC itself, as we know, ICs need to be packaged, so the packaging and bondwire will affect the performance. Accurate prediction of the affects of package and bondwire at high frequency is increasingly important as ICs continue to shrink and to operate at higher frequencies. 12/20

An Example of Filter designed for 7GHz-9GHz This is used to show the importance of package EM simulation. This is the layout and circuit in ADS without packaging. 13/20

View of the Filter with Package in ADS Packaging the circuit 14/20

Simulation Results Obviously, there is a frequency shift after packaging the circuit and the insert loss is increased at the same time. In the 1GHz-12GHz band, the noise figure is increased. After packaging, the filter will not satisfy the requirement again. It’s very important to predict the package board and bondwire effects on the RF module before manufacture. 15/20

Bondwire Length Influence This is a symmetric structure, so we will just concern the results of port 1,17 and port 2,18. 16/20

The change of bondwire length doesn’t significantly affect the return loss. However, the insertion loss will increase with longer bondwire length. However, the parasitic effect, especially the inductive effect, of adding bondwire can’t be ignored. This may affect the circuit while here is just a model without actual circuit. At the same time, the S parameter files with different bondwire length will be exported and used in Cadence IC design. 17/20

Future Work Manufacture the board; Connect with the beamformer board and Antenna and measurement; Further EM simulation about QFN package in HyperLynx, like adding IC and other package types; Writing HyperLynx Package EM simulation manual; Learn LNA and filter design. 18/20

Acknowledgement This work is supported by EU FP7-PEOPLE-2012-ITN project nr317446, INFIERI, “Intelligent Fast Interconnected and Efficient Devices for Frontier Exploitation in Research and Industry”. 19/20

Thank YOU 20/20