P. Morettini Towards Pixel TDR PM - ITk Italia - Introduction 8/2/2017.

Slides:



Advertisements
Similar presentations
1 Status of the CMS Pixel project Lorenzo Uplegger RD07 Florence 28 June 2007.
Advertisements

Mechanical Status of ECAL Marc Anduze – 30/10/06.
1 Module and stave interconnect Rev. sept. 29/08.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
D. Lissauer, BNL. 1 ATLAS ID Upgrade Scope R&D Plans for ATLAS Tracker First thoughts on Schedule and Cost.
13 Dec. 2007Switched Capacitor DCDC Update --- M. Garcia-Sciveres1 Pixel integrated stave concepts Valencia 2007 SLHC workshop.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
SLHC Pixel Layout Studies S. Dardin, M. Garcia-Sciveres, M. Gilchriese, N. Hartman LBNL November 4, 2008.
M. Gilchriese ATLAS Upgrade Introduction January 2008.
Pixel Upgrade Status and Plan G.M. Bilei Firenze Mar. 6 th 2013.
DOE/NSF Review of the U.S. ATLAS Construction Project June 3-4, 2002 WBS 1.1 Silicon Subsystem Abe Seiden UC Santa Cruz.
Silicon Inner Layer Sensor PRR, 8 August G. Ginther Update on the D0 Run IIb Silicon Upgrade for the Inner Layer Sensor PRR 8 August 03 George Ginther.
09/03/2010 ADO-PO section meeting Beam Pipe Extraction/Insertion R. Vuillermet.
1http:// 22/4/2010 Introduction WG4 Outline: Mandate of the WG Timescale How to proceed? Vertex detector requirements Collecting input on.
U.S. Deliverables Cost and Schedule Summary M. G. D. Gilchriese U.S. ATLAS Review Revised Version November 29, 2000.
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
Module Development Plan I believe that we are ready to proceed to a program to demonstrate a PS module based on “2.5 D” interconnections. This is based.
Muon trigger upgrades, missing since not aimed towards DOE funding PHENIX upgrades: view presented to DOE R&D $3.5M Construction $16.6M Au-Au p-p 200 Si-Si.
Santa Cruz Meeting August 12 th 2008 Layout options & Schedule Issues David Lissauer 8/12/2008 1David Lissuaer, Santa Cruz Meeting.
U.S. Deliverables Cost and Schedule Summary M. G. D. Gilchriese Revised Version December 18, 2000.
2 Silicon pixel part Done and to be written Written! Under way To be done Introduction 1.Hybrid Pixel Assembly Concept 2.Silicon sensor 1.First thinned.
ATLAS PIXEL SYSTEM OVERVIEW M. Gilchriese Lawrence Berkeley National Laboratory March 11, 1999.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
Communications G. Darbo – INFN / Genova IBL MB#15, 5 October 2009 o Bump Bonding Selex / INFN Roma, October, 30 th 2009 G. Darbo - INFN / Genova.
B-layer integration with beam-pipe and services ATLAS B-layer upgrade E. Anderssen A. Catinaccio.
AMS HVCMOS status Raimon Casanova Mohr 14/05/2015.
M. Gilchriese U.S. Pixel Mechanics Overview M. G. D. Gilchriese Lawrence Berkeley National Laboratory April 2000.
Tevatron II: the world’s highest energy collider What’s new?  Data will be collected from 5 to 15 fb -1 at  s=1.96 TeV  Instantaneous luminosity will.
UCSC August 12, 2008 U.S. Upgrade R&D Meeting: Strip Detector  Seiden.
M. Gilchriese - November 14, Module Decision - To Do List By pixel meetings associated with February 22-26, 1999 ATLAS week Beyond making and testing.
Peter Sharp CERN CMS Tracker Summary of the Tracking Trigger Working Group Peter Sharp 21 November 2008.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
Local Supports to IDR Discussion ATLAS Upgrade Week November 2014.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
WG3 – STRIP R&D ITS - COMSATS P. Riedler, G. Contin, A. Rivetti – WG3 conveners.
Upgrade PO M. Tyndel, MIWG Review plans p1 Nov 1 st, CERN Module integration Review – Decision process  Information will be gathered for each concept.
Rene BellwiedSTAR Tracking Upgrade Meeting, Boston, 07/10/06 1 ALICE Silicon Pixel Detector (SPD) Rene Bellwied, Wayne State University Layout, Mechanics.
Steinar Stapnes, LHCC June The ATLAS inner detector TRT endcap A+B TRT endcap C TRT barrel SCT barrel SCT endcap Pixels uWhole ID sits inside bore.
Padova, 10 Febbraio 2014 ALICE ITS Upgrade Visita Referee - Sezione di Padova.
On-Module Interconnection and CNM Projects DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples.
NSW SG 10 Dec Nov 2014 S. Zimmermann, NSW SG 1.
Marc Anduze – EUDET Meeting – PARIS 08/10/07 Mechanical R&D for EUDET module.
Straw man layout for ATLAS ID for SLHC
Feasibility of the detection of D 0 mesons in the NA61/SHINE experiment: Vertex detector for NA61/SHINE P. Staszel and Yasir Ali Jagiellonian University.
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
CMS Phase 2 Tracker R&D R. Lipton 2/27/2014
Introduction: Meeting schedule, AUW agenda, etc
Camera PDR/CD1 Planning 19 September 2008
SVT – SuperB Workshop – Annecy March 2010
Alpine, very forward, EOS…
FBK / INFN Roma, November , 17th 2009 G. Darbo - INFN / Genova
SVT subchapters & editors
Some input to the discussion for the design requirements of the GridPixel Tracker and L1thack trigger. Here are some thoughts about possible detector layout.
PANDA Muon Group Meeting, Protvino 7 June 2011 G
SVT – SuperB Workshop – SLAC 6-9 Oct 2009
Hybrid Pixel R&D and Interconnect Technologies
WP9 ITS Mechanics and Cooling
Mini-drawers, FE-ASIC , Integrator
for the transition region on behalf of the RPC upgrade group
Adapting the via last Design
TK Upgrade report.
Sub-Detector Assembly Area Summary of discussion at ALCW2015
MicroMegas Mechanical Meeting --- Cern April 2014
Overview and plans of the ITK Layout Task Force
Site classifications, definitions, and updates to Landnet
Pixel DAQ and Trigger for HL-LHC
Update on ATLAS insertable B-layer
SVT – SuperB Workshop – Frascati Sept. 2010
Perugia SuperB Workshop June 16-19, 2009
Pixel layouts, cost, production…
Presentation transcript:

P. Morettini Towards Pixel TDR PM - ITk Italia - Introduction 8/2/2017

Which detector we want to build? Discussion in the engineering and sim community Initial design of the local supports in the TDR LTF recommendation LTF recommendations on module placement strategy are almost ready. For the inner layers inclined is the preferred solution. For outer layers, no big difference between the two options in terms of performance. In the next two months, we will have to define a preliminary design of the local support, implementing LTF indications, to use in the TDR. Around this design we will develop a coherent view of module connections, integration, services and data transmission. The responsibilities of the different institutes, the cost, the schedule and the production strategy will be defined around this design. PM - ITk Italia - Introduction 8/2/2017

7/8 times the existing detector How many modules? Fully inclined Layer 0 936 FE Layer 1 2016 FE Layer 2 3200 FE Layer 3 4752 FE Layer 4 6264 FE Rings Layer 0 3264 FE Layer 1 5472 FE Layer 2 6144 FE Layer 3 7680 FE Extended barrel Layer 0 1920 FE Layer 1 3840 FE Layer 2 4608 FE Layer 3 6336 FE Layer 4 7776 FE 14-16 m2 of silicon 7/8 times the existing detector Total 22560 FE Total 17168 FE Total 24480 FE Still not clear how many points are needed for high-eta tracking. Should be able to reduce the number of rings. PM - ITk Pixel Sensor Meeting - Barcelona 18/7/2016

Germany, Switzerland, France A possible layout #FE 6264 (17.5%) Core value 7.2 M (16.3%) #FE 7718 (21.5%) Core value 8.4 M (19.1%) Germany, Switzerland, France UK #FE 7718 (21.5%) Core value 8.4 M (19.1%) Endcap 1 Barrel Endcap 2 Italy + Japan L4 US + Italy/Spain L2/L3 Inner section #FE 6216 (17.3%) Core value 9.1 M (20.7%) #FE 7952 (22.2%) Core value 9.8 M (22.2%) This is a sketch of a possible Pixel layout, with hypothetical number of modules and cost. PM - ITk Italia - Introduction 8/2/2017

Decision path Preliminary design reviews Specifications reviews TDR 2018 2019 2017 Discussion in the engineering and sim community Initial design of the local supports in the TDR Local support and services optimization LTF recommendation Module design optimization Module pre-production ATLAS FE chip design Specification reviews (FE, sensor, mod, readout, services) Sensor & BB market survey Readout and services design CMOS project Definition (technology, goals) CMOS module development Decision CMOS demonstrators evaluation PM - ITk Italia - Introduction 8/2/2017

Reviews calendar Topic Spec review PDR FDR PRR Comments Local supports Q4 2016 Q2 2017 Q1 2019 Q1 2020 Preliminary design in the TDR Sensor Q2 2018 Q4 2019 FE chip Q3 2017 Q1 2018 Q4 18-Q3 19 CMOS Q4 2017 Q3 2018 < Q2 2020 Conceptual design in the TDR Bump bonding Q1 2017 Q4 2018 Module Q4 19-Q3 20 Power distribution Data transmission Specification are the key to keep the TDR coherent around a well defined detector concept. Reviews circled in red are strictly correlated and should be done together. This means 3 reviews in Q1 2017. Some of the PDRs could in fact go after the TDR to reduce the load next year, even if we want a conceptual design of all the component ready for the TDR. PM - ITk Italia - Introduction 8/2/2017

Important questions to answer ~now Maximum dose: 3000 or 4000 fb-1? This is a key parameter, that defines local support design and sensor technology. We could design the inner section for 2000 fb-1 (assuming one replacement) and the rest for 3000 fb-1 with a safety margin of 1.5. Data rates: updated values from Step 1.6 sim. The first section of data transmission is on copper and it is challenging, as we aim for 5 Gb/s over 5-6 meters. Ad-hoc design of transmitter (FE chip) and receiver (opto-converter) is needed. CMOS: still several options open. Must converge by April to a single proposal, providing a clear indication of possible benefits for ITk. The most interesting solution at the moment seems to be a 5th layer made with monolithic CMOS (advantages in cost and production simplification). Schedule: must provide a detailed schedule by March AUW. Need to define the production model (how many module production and module loading centers, where). Must understand the integration sequence, to exploit the overlap between production and integration to increase the time we have to produce modules (24-30 months). PM - ITk Italia - Introduction 8/2/2017

Production schedule PM - ITk Italia - Introduction 8/2/2017

Cost estimates Layout # mod Surface Layer 0-1 Layer 2-3 Layer 4 Rings Total Base (Scoping Document) 9780 14.14 7.4 11.5 8.9 14.1 43.1 Extended 12240 17.88 12.4 8.3 25.2 54,4 Fully Inclined 12486 15.10 4.9 9.8 7.2 48.3 Estimates based on Step 1.5 layouts. For the real detector, we assume we can save ~5M by reducing the number of space points in the very forward region. More savings are expected in bump-bonding and sensors. Our present indication is in he range 40-45 M. We expect to produce an updated estimate in April, for a candidate TDR layout and with updates sensors, bump-bonding and services costs. PM - ITk Italia - Introduction 8/2/2017

Contributions to the TDR RD53A chip will be submitted in April ( June). Back in June ( August). We should be ready to assemble and test 3D modules with RD53A. This implies work in several domains: Sensors production/testing. Readout fw/sw (look at short term solutions and contribute to long term test systems for production). Module interconnections, support cards. Test beams, irradiations. Bump-bonding qualification (Selex  Leonardo). Test 12 inch indium bump deposition on test wafers. Qualify Leonardo as a possible bump-bonding vendor. Participate to end-caps local support development. Several possibilities: flex design, carbon structure, thermal and mechanical performance validation (simulation and samples), PP1 area design, power distribution and control. There could be a synergy with other (stave based) system tests planned at CERN and elsewhere. Possible cooperation with CAEN on serial power. PM - ITk Italia - Introduction 8/2/2017