I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )

Slides:



Advertisements
Similar presentations
Categories of I/O Devices
Advertisements

INPUT-OUTPUT ORGANIZATION
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Device Management.
Unit-5 CO-MPI autonomous
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
Copyright ©: Nahrstedt, Angrave, Abdelzaher
INPUT-OUTPUT ORGANIZATION
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Input/OUTPUT [I/O Module structure].
NETW 3005 I/O Systems. Reading For this lecture, you should have read Chapter 13 (Sections 1-4, 7). NETW3005 (Operating Systems) Lecture 10 - I/O Systems2.
Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
Input/Output Computer component : Input/Output I/O Modules External Devices I/O Modules Function and Structure I/O Operation Techniques I/O Channels and.
Organisasi Sistem Komputer Materi VIII (Input Output)
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
Fall 2000M.B. Ibáñez Lecture 25 I/O Systems. Fall 2000M.B. Ibáñez Categories of I/O Devices Human readable –used to communicate with the user –video display.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
PART 7 CPU Externals CHAPTER 7: INPUT/OUTPUT 1. Input/Output Problems Wide variety of peripherals – Delivering different amounts of data – At different.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Amdahl’s Law & I/O Control Method 1. Amdahl’s Law The overall performance of a system is a result of the interaction of all of its components. System.
Computer Architecture Chapter (7): Input / Output
Computer Organization and Architecture + Networks Lecture 6 Input/Output.
Computer Organization and Design
William Stallings Computer Organization and Architecture 6th Edition
I/O Systems Shmuel Wimer prepared and instructed by
Computer Architecture and Number Systems
Computer System Structures
Department of Computer Science and Engineering
Chapter 13: I/O Systems Modified by Dr. Neerja Mhaskar for CS 3SH3.
Unit- 3 Chapter 7 Input/Output.
I/O System Chapter 5 Designed by .VAS.
Presented By: Navneet Kaur Randhawa Lect. I.T. Deptt. GPC,Amritsar
Operating Systems (CS 340 D)
William Stallings Computer Organization and Architecture 7th Edition
Input/Output.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
CS703 - Advanced Operating Systems
Computer Architecture
BIC 10503: COMPUTER ARCHITECTURE
CSCI 315 Operating Systems Design
Serial Communication Interface: Using 8251
I/O Systems I/O Hardware Application I/O Interface
Created by Vivi Sahfitri
Chapter 13: I/O Systems I/O Hardware Application I/O Interface
William Stallings Computer Organization and Architecture 8th Edition
William Stallings Computer Organization and Architecture 8th Edition
William Stallings Computer Organization and Architecture 8th Edition
Jazan University, Jazan KSA
Chapter 13: I/O Systems.
I/O subsystem Overview Peripheral Devices and IO Modules
Chapter 13: I/O Systems “The two main jobs of a computer are I/O and [CPU] processing. In many cases, the main job is I/O, and the [CPU] processing is.
Presentation transcript:

I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar (2011200) Group-14 I/O SYSTEMS MANAGEMENT Group members Sanyam Jain (2011135) Krishna Kumar Ahirwar (2011200) Saurabh Verma (2011219)

Operating System - I/O Hardware Overview Computers operate on many kinds of devices. General types include storage devices (disks, tapes), transmission devices (network cards, modems), and human-interface devices (screen, keyboard, mouse). Other devices are more specialized. A device communicates with a computer system by sending signals over a cable or even through the air. The device communicates with the machine via a connection point termed a port (for example, a serial port). If one or more devices use a common set of wires, the connection is called a bus.

Daisy chain When device A has a cable that plugs into device B, and device B has a cable that plugs into device C, and device C plugs into a port on the computer, this arrangement is called a daisy chain. It usually operates as a bus.

Controller A controller is a collection of electronics that can operate a port, a bus, or a device. A serial-port controller is an example of a simple device controller. This is a single chip in the computer that controls the signals on the wires of a serial port.

Serial port example…

I/O port : An I/O port typically consists of four registers, called the status , control, data-in, and data-out registers.

Status Register The status register contains bits that can be read by the host. These bits indicate states such as whether the current command has completed, whether a byte is available to be read from the data-in register, and whether there has been a device error. Data-in register The data-in register is read by the host to get input. Data-out register The data out register is written by the host to send output.

Control register The control register can be written by the host to start a command or to change the mode of a device. For instance, a certain bit in the control register of a serial port chooses between full-duplex and half-duplex communication, another enables parity checking, a third bit sets the word length to 7 or 8 bits, and other bits select one of the speeds supported by the serial port.

Polling Polling is a process by which a host waits for controller response. It is a looping process, reading the status register over and over until the busy bit of status register becomes clear. The controller uses/sets the busy bit when it is busy working on a command, and clears the busy bit when it is ready to accept the next command. The host signals its wish via the command-ready bit in the command register. The host sets the command-ready bit when a command is available for the controller to execute.

In the following example, the host writes output through a port, coordinating with the controller by handshaking The host repeatedly reads the busy bit until that bit becomes clear. The host sets the write bit in the command register and writes a byte into the data-out register. The host sets the command-ready bit. When the controller notices that the command-ready bit is set, it sets the busy bit. The controller reads the command register and sees the write command. It reads the data-out register to get the byte, and does the I/O to the device. The controller clears the command-ready bit, clears the error bit in the status register to indicate that the device I/O succeeded, and clears the busy bit to indicate that it is finished.

I/O Devices can be categorized into following category. Human readable Human Readable devices are suitable for communicating with the computer user. Examples are printers, video display terminals, keyboard etc. Machine readable Machine Readable devices are suitable for communicating with electronic equipment. Examples are disk and tape drives, sensors, controllers and actuators. Communication Communication devices are suitable for communicating with remote devices. Examples are digital line drivers and modems.

Following are the differences between I/O Devices Data rate There may be differences of several orders of magnitude between the data transfer rates. Application Different devices have different use in the system. Complexity of Control A disk is much more complex whereas printer requires simple control interface.

Unit of transfer Data may be transferred as a stream of bytes or characters or in larger blocks. Data representation Different data encoding schemes are used for different devices. Error Conditions The nature of errors differs widely from one device to another.

Direct Memory Access (DMA) Many computers avoid burdening the main CPU with programmed I/O by offloading some of this work to a special purpose processor. A special control unit is used to transfer block of data directly between an external device and the main memory, without intervention by the processor. This approach is called Direct Memory Access(DMA).

DMA FUNCTION DMA involves a additional module(hardware) on bus. DMA controller takes over control from CPU for i/o.

Typical DMA module

Each DMA control block has Transfer address Points to location in physical memory Action register: Initiates a reading of control block chain to start actions Status register: Reading from register provides information Each DMA control block has Action & control info for a single transfer of one or more blocks Data addresses in physical memory (optional) link to next block in chain (optional) interrupt upon completion

DMA OPERATION CPU tells DMA controller:- -Read/Write - Device address -Starting address of memory block for data -Amount of data to be transferred . CPU carries on with other work DMA controller deals with transfer DMA controller sends interrupt when finished Thus, CPU is involved only at beginning and end of the transfer

Six Step Process to Perform DMA Transfer

DMA CONFIGURATION(1) Single bus, Detached DMA controller DMA module uses programmed i/o to exchange data between i/o module and memory through DMA controller. Inefficient as each transfer uses bus twice i/o to DMA then DMA to memory(two bus cycles) CPU is suspended twice.

DMA CONFIGURATION(2) Single bus, integrated DMA module and one more i/o modules that does not include the system bus DMA logic may be part of an i/o module, or it may be a separate module that controls one/more i/o modules Each transfer uses bus once (DMA to memory) CPU is suspended once.

DMA CONFIGURATION(3) Separate i/o Bus Bus supports all DMA enabled devices Each transfer uses bus once -DMA to memory CPU is suspended once

DMA EXAMPLES Disks, CD-ROM readers, DVD readers Ethernet & wireless “modems” Tape and bulk storage devices

FLY-BY DMA CONTROLLER While DMA using buses processor remains idle Processor using bus, DMA remains idle Data being moved from one location to another location does not pass through an is not stored in the DMA chip -DMA only between i/o port and memory -Not between two i/o ports or any two memory locations

THANK YOU FOR LISTENING PATIENTLY