Dilbert.

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

I have seen this happen !. You have exceeded your storage allocation.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Simplified Example of a LOCOS Fabrication Process
Wally Dream Job.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Dilbert.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Device Fabrication Example
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Solar Cell conductive grid and back contact
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Dilbert. Dilbert Wal-Mart Apple Computer Started about the same time as Microsoft Was founded by Steve Jobs and Steve Wosniak in a garage.
Fabrication of Active Matrix (STEM) Detectors
Dilbert. Next steps in the antenna fabrication process Create a dielectric surface. The antenna must sit on a dielectric or insulating surface,
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
I have seen this happen !. You have exceeded your storage allocation.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Wally’s dream job The first process to be done: Wafer Cleaning Wafers must be free of contamination at all stages of the antenna fabrication process.
I.C. Technology Processing Course Trinity College Dublin.
Wally’s dream job The first process to be done: Wafer Cleaning Wafers must be free of contamination at all stages of the antenna fabrication process.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
DILBERT. Did research and learned about several communication devices – cellular phones, Bluetooth/Wi-Fi, and RFID Did research and learned.
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
Thermal doping review example This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
CMOS VLSI Fabrication.
CMOS FABRICATION.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
KUKUM – SHRDC INSEP Training Program 2006 School of Microelectronic Engineering Lecture V Thermal Processes.
CMOS Fabrication EMT 251.
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
DILBERT.
EE 3311/7312 MOSFET Fabrication
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Fabrication Process terms
Prof. Jang-Ung Park (박장웅)
Microelectronic Fabrication
High Frequency Radiation Weapon
Silicon Wafer cm (5’’- 8’’) mm
DILBERT.
Dilbert.
Engr 1202 ECE Project Cost Analysis.
Dilbert.
Thermal oxidation Growth Rate
Wally Dream Job.
Laboratory: A Typical Oxidation Process
Laboratory: A Typical Wet Etching Process
Elemental silicon is melted and grown into a single crystal ingot
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Dilbert

Next steps in the antenna fabrication process Create a dielectric surface. The antenna must sit on a dielectric or insulating surface, not a semi-conducting surface. Determine the best conductor for the antenna. The actual antenna will be made out of a conducting metal

High Temperature Furnace (used to grow SiO2 on the wafer) Gas Control Cabinet Robot loader Quartz tube Quartz wafer carrier Temperatures can range from 900oC to 1200oC with uniformity of 2oC over a distance of 36 inches

Quartz wafer carrier is never removed from robot arm Furnaces are color coded to prevent contamination. Furnace # 7 is marked as “RED” and is used only for silicon dioxide formation on virgin clean wafers Quartz wafer carrier is never removed from robot arm

Oxygen tanks in service bay Check oxygen tanks in service bay for proper pressure

Hydrogen tank in service bay Check hydrogen tank for proper pressure

Furnace gas cabinet-controls the atmosphere inside each furnace tube

Gas panel for furnace #6

Verify all gauges read about 20 psi

Power lamp does not work Manual mode only Nitrogen gas is ALWAYS “ON” T/C POS and Auto Ign “ON”

Loading wafers Wafers are loaded into quartz oxidation boats at the furnace. Quartz boats are NEVER moved or touched

Robot Loader to insert and remove wafers from the furnace Speed is NOT adjusted Load/Unload switch

Wafers entering the furnace

Typical Oxidation Process Load in N2 5 minutes in N2 and O2 (dry oxidation) 30-60 minutes N2+O2+H2 (wet oxidation or steam oxidation) 5 minutes in N2 +O2 Unload in N2

Wafers being unloaded Wafers are unloaded at the robot arm. Again, the quartz boats are never moved or touched

Once the SiO2 is formed, the wafers will have a different color, wafer color is based on the thickness of the SiO2

Besides being a dielectric (insulating) layer, the SiO2 has another very important role to play in microelectronics, that of a barrier to the doping of silicon

n-type silicon wafer shown in cross-section

At high temperature with an oxygen atmosphere the silicon dioxide forms on all silicon surfaces

Using a photolithography process, small holes are created in the silicon dioxide exposing bare silicon

Again, at high temperature, a p-type dopant (boron) is introduced Again, at high temperature, a p-type dopant (boron) is introduced. The boron can not penetrate the silicon dioxide but can penetrate the bare silicon and diffuses into the silicon forming a p-n junction

If a diode was the end product, the silicon dioxide is removed from the back side (if not already removed in previous steps) and metal contacts, usually aluminum are deposited on top and bottom creating a p-n diode. For more complex devices, the steps are repeated

Once the dielectric has been formed on the silicon wafer It is time to decide on a conductor to create the antenna. Conductor attributes will be evaluated Your team will create a decision matrix using a simple EXCEL spreadsheet to determine the conductor for your project The conductor chosen will be deposited on your wafers next week

Conductor Attributes

Sample Conductor Decision Matrix Create a title for the spreadsheet Decide on weights for each attribute Decide on conductor rank for each attribute based on attributes chart Multiply weight times rank for each conductor Add the columns The conductor of choice is the one with the largest total

Homework Create a conductor decision matrix using the conductor attributes chart. Homework #9 on the web site Both the conductor attributes chart and a sample decision matrix are available on the web site This is a team assignment, only one per team Preview before submission Make sure entire spreadsheet prints on one page Include “Title” with team name Use gridlines Highlight the conductor of choice

Test on Monday Multiple choice plus some calculation problems Test will cover Four research areas – Cellular, “Bluetooth” & Wi-Fi, RFID, GPS Clean room safety and protocols Finding wavelength from frequency and finding frequency from wavelength Study guide will be sent via e-mail