Smruti R. Sarangi IIT Delhi

Slides:



Advertisements
Similar presentations
Heat Generation in Electronics Thermal Management of Electronics Reference: San José State University Mechanical Engineering Department.
Advertisements

Power Reduction Techniques For Microprocessor Systems
VLSI Design Lecture 3a: Nonideal Transistors. Outline Transistor I-V Review Nonideal Transistor Behavior Velocity Saturation Channel Length Modulation.
Introduction to CMOS VLSI Design Lecture 15: Nonideal Transistors David Harris Harvey Mudd College Spring 2004.
Copyright Agrawal & Srivaths, 2007 Low-Power Design and Test, Lecture 2 1 Low-Power Design and Test Dynamic and Static Power in CMOS Vishwani D. Agrawal.
Introduction to CMOS VLSI Design Lecture 19: Nonideal Transistors
Introduction to CMOS VLSI Design MOS Behavior in DSM.
VLSI Design Lecture 3a: Nonideal Transistors
Department of Information Engineering286 Transistor 3-layers device –npn (more common) –pnp (less common) N P N e b c P N P e b c.
8/23-25/05ELEC / Lecture 21 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.
Lecture 5 – Power Prof. Luke Theogarajan
Introduction to CMOS VLSI Design Nonideal Transistors.
Temperature-Aware Design Presented by Mehul Shah 4/29/04.
Lecture 7: Power.
Physics and Electronics. Electronic systems Electronic systems are made up of 3 parts: 1)An INPUT SENSOR – these detect changes in the environment Examples:
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
Introduction to FinFet
Sub-threshold Design of Ultra Low Power CMOS Circuits Students: Dmitry Vaysman Alexander Gertsman Supervisors: Prof. Natan Kopeika Prof. Orly Yadid-Pecht.
Basics of Energy & Power Dissipation
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
CMOS VLSI Design 4th Ed. EEL 6167: VLSI Design Wujie Wen, Assistant Professor Department of ECE Lecture 3A: CMOs Transistor Theory Slides adapted from.
Damu, 2008EGE535 Fall 08, Lecture 51 EGE535 Low Power VLSI Design Lecture #5 & 6 CMOS Inverter.
Introduction to CMOS VLSI Design Lecture 0: Introduction.
The Devices: MOS Transistor
CS203 – Advanced Computer Architecture
Temperature and Power Management
Chapter 2 MOS Transistors.
MOS Field-Effect Transistors (MOSFETs)
Recall Last Lecture Common collector Voltage gain and Current gain
Revision CHAPTER 6.
VLSI design Short channel Effects in Deep Submicron CMOS
LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.
3: CMOS Transistor Theory
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
Downsizing Semiconductor Device (MOSFET)
Reading: Hambley Ch. 7; Rabaey et al. Sec. 5.2
Low Power Design in VLSI
Lecture 19 OUTLINE The MOSFET: Structure and operation
Notes on Diodes 1. Diode saturation current:  
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
332:479 Concepts in VLSI Design Lecture 24 Power Estimation
Optional Reading: Pierret 4; Hu 3
Qualitative Discussion of MOS Transistors
VLSI Design CMOS Transistor Theory
Downsizing Semiconductor Device (MOSFET)
ELEC 6970: Low Power Design Class Project By: Sachin Dhingra
MOSFET POWERPOINT PRESENTATION BY:- POONAM SHARMA LECTURER ELECTRICAL
MOSFETs - An Introduction
Week 9a OUTLINE MOSFET ID vs. VGS characteristic
EMT 182 Analog Electronics I
Lecture #17 (cont’d from #16)
Lecture 3: CMOS Transistor Theory
Lecture 7: Power.
Power and Heat Power Power dissipation in CMOS logic arises from the following sources: Dynamic power due to switching current from charging and discharging.
Thermal Modeling for Modern VLSI Circuits
Lecture 3: CMOS Transistor Theory
Lecture 7: Power.
Reading: Hambley Ch. 7; Rabaey et al. Secs. 5.2, 5.5, 6.2.1
Lecture 3: CMOS Transistor Theory
Lecture 4: Nonideal Transistor Theory
Lecture 4: Nonideal Transistor Theory
Beyond Si MOSFETs Part 1.
Dr. Hari Kishore Kakarla ECE
Presentation transcript:

Smruti R. Sarangi IIT Delhi Power and Temperature Smruti R. Sarangi IIT Delhi

Why is power consumption important?

Scientific Reasons High Power High Temperature Low Reliability

Sources of Power Consumption

Types of Power Dissipation Dynamic power Power lost due to current flowing across resistors in the chip’s circuit Leakage power Power that is lost in transistors when they are in the off state Short circuit power Power lost when both the PMOS and NMOS transistors are on (during a logic transition)

Dynamic Power

Equivalent Circuit of an NMOS transistor Dynamic Power Any electronic circuit can be decomposed (at any point in time), to an equivalent circuit with resistances, capacitances, current and voltage sources Equivalent Circuit of an NMOS transistor 𝐶 𝑔𝑑 𝑖 𝑑 gate drain + 𝐶 𝑔𝑠 𝐶 𝑔𝑏 𝑉 𝑔𝑠 𝑔 𝑚 𝑉 𝑔𝑠 𝑔 𝑚𝑏 𝑉 𝑏𝑠 - source - 𝑉 𝑏𝑠 𝐶 𝑠𝑏 𝐶 𝑑𝑏 + body

Total energy dissipated in one charge-discharge cycle: 𝐶 𝑉 2 Consider a simple case Discharging Charging R R V C C While charging Energy dissipated in the resistance: 1 2 𝐶 𝑉 2 Energy stored in the capacitor: 1 2 𝐶 𝑉 2 While discharging Energy dissipated by the resistance: 1 2 𝐶 𝑉 2 Total energy dissipated in one charge-discharge cycle: 𝐶 𝑉 2

Dynamic Power Analysis What do we know up till now: For a simple circuit with a R and a C, the dynamic energy dissipation for a single charge-discharge cycle is: CV2 What about for a larger circuit: Let us assume that in a given charge-discharge cycle: units 1 ... n are active Energy dissipated: ( 𝑖=1 𝑛 𝐶 𝑖 ) 𝑉 2 = 𝐶 𝑡𝑜𝑡 𝑉 2 In general for a unit, if a fraction α (in terms of energy) is active at a given point of time, we can say that the energy dissipated is: α 𝐶 𝑡𝑜𝑡 𝑉 2

Energy vs Power Power = Energy per unit time For a given clock cycle Let C refer to a lumped capacitance 𝛼 is the activity factor (varies from 0 to 1) V is the supply voltage f is the frequency

Are V and f related? Let us look at some textbook results. Alpha Power Law 𝑓 ∝ (𝑉 − 𝑉 𝑡ℎ ) 𝛼 𝑉 For older processes (late nineties) (V >> Vth) and (α = 2) Thus, we could say: 𝑓∝𝑉, this will make P∝ 𝑓 3 Olden Days Nowadays V is 2-3 times Vth , and α is between 1.1 and 1.3 Thus, this statement would be more correct: P∝ 𝑓 6

Voltage-Frequency Scaling What happens if we increase the voltage We can also increase the frequency The power will also increase significantly We already know the relation between V and f Quad-core AMD Opteron scaling levels: Voltage Frequency 1.25 V 2.6 GHz 1.15 V 1.9 GHz 1.05 V 1.4 GHz 0.9 V 0.8 GHz

Leakage Power

Leakage Power: Sources of Leakage Current gate source drain n n 3. Gate oxide tunneling 2. Drain induced barrier lowering 1. subthreshold current 4. GIDL bulk

Leakage Power: Sources of Leakage Current gate 6. hot carrier injection source drain n n 5. p-n junction current bulk

Description of the Mechanisms Sub-threshold leakage When a transistor is turned off, there should be no current flowing between the source and drain This is the ideal case, and life is never ideal Little bit of leakage is there even in the off state input output small amount of current flow even if the transistor is off

DIBL and Gate Tunneling DIBL (drain induced barrier lower) As the drain voltage increases, the threshold voltage decreases (Vth) Lower the Vth, more is the leakage The current flows between the drain-to-source terminals Thin-oxide Gate Tuneling The gate oxide is very thin (<2 nm) Since the oxide layer is so thin, current tunnels from the gate to the body of the transistor NMOS leakage is much more than PMOS leakage (3-10X more)

Other Mechanisms Gate-Induced Drain Leakage (GIDL) Current flows from the drain terminal into the body of the transistor Can happen when the gate voltage is high (in NMOS) A high gate voltage increases the charge concentration in the areas near the gate. P-N Junction Leakage Current flowing between the source-and-body and drain-and-body Hot Carrier Injection Hot carriers are fast electrons that get trapped in the gate oxide This causes a shift in the threshold voltage, Vth Affects leakage current

Some Equations Most commonly used equation for leakage current (mainly sub- threshold leakage) vT  kT/q (k  Boltzmann’s constant, q  Coulomb’s constant, T  Temperature) Vth has a temperature dependence Typically reduces by 2.5 mV for every degree C rise in temperature Conclusion: Leakage power is superlinearly dependent on temperature

Short Circuit Power

Consider a CMOS Inverter When the input is 0: T1 is off, and T1 is on When the input is 1: T1 is on, and T2 is off During the transition: For a brief period, both are on

Ballpark Figures Dynamic Power 40-60% Short Circuit Power 5-10 % Leakage Power 20-40 %

Temperature

Power and Temperature Methods of heat transfer Conduction Convection Heat transferred between two objects when they are in contact Convection Heat transferred between an object and a flowing fluid Radiation (Not relevant) Rate of change of temperature (u) is proportional to the second derivative of temperature over space

Thermal interface material Chip’s Package Fan Thermal interface material Heat sink Heat spreader Silicon die PCB The spreader helps to avoid temperature hot spots The fan blows air over the heat sink

source: www.alamy.com

Some Maths T= AP Let us divide the surface of the die into a M * M grid Let N = M2 Let the vector P be a N*1 vector. P[i] is the power dissipated at the ith grid point Similarly, let T be a N*1 vector for temperature Let A be a N*N matrix that linearly relates power and temperature As simple as that ....

Leakage Temperature Feedback Loop Needs several iterations to converge Dynamic + Short Circuit Power Total Power Temperature Leakage Power