Computer Architecture & Operations I

Slides:



Advertisements
Similar presentations
Review of the MIPS Instruction Set Architecture. RISC Instruction Set Basics All operations on data apply to data in registers and typically change the.
Advertisements

Instruction Set-Intro
1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.
1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.
1 ECE369 ECE369 Chapter 2. 2 ECE369 Instruction Set Architecture A very important abstraction –interface between hardware and low-level software –standardizes.
ECE 15B Computer Organization Spring 2010 Dmitri Strukov Lecture 5: Data Transfer Instructions / Control Flow Instructions Partially adapted from Computer.
CS3350B Computer Architecture Winter 2015 Lecture 4
Systems Architecture Lecture 5: MIPS Instruction Set
Chapter 2 Instructions: Language of the Computer
Chapter 2.
Lecture 5 Sept 14 Goals: Chapter 2 continued MIPS assembly language instruction formats translating c into MIPS - examples.
ECE 4436ECE 5367 ISA I. ECE 4436ECE 5367 CPU = Seconds= Instructions x Cycles x Seconds Time Program Program Instruction Cycle CPU = Seconds= Instructions.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
CMPT 334 Computer Organization Chapter 2 Instructions: Language of the Computer [Adapted from Computer Organization and Design 5 th Edition, Patterson.
MIPS assembly. Computer What’s in a computer? Processor, memory, I/O devices (keyboard, mouse, LCD, video camera, speaker), disk, CD drive, …
CDA 3101 Fall 2012 Introduction to Computer Organization Instruction Set Architecture MIPS Instruction Format 04 Sept 2013.
Instruction Set Architecture
CS224 Fall 2011 Chap 2a Computer Organization CS224 Fall 2011 Chapter 2 a With thanks to M.J. Irwin, D. Patterson, and J. Hennessy for some lecture slide.
Lecture 4: MIPS Instruction Set Reminders: –Homework #1 posted: due next Wed. –Midterm #1 scheduled Friday September 26 th, 2014 Location: TODD 430 –Midterm.
1 Computer Architecture COSC 3430 Lecture 3: Instructions.
Chapter 2 Instructions: Language of the Computer Part I.
CWRU EECS 3221 Language of the Machine EECS 322 Computer Architecture Instructor: Francis G. Wolff Case Western Reserve University.
Computer Architecture (CS 207 D) Instruction Set Architecture ISA.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /08/2013 Lecture 10: MIPS Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE CENTRAL STATE.
Chapter 2 CSF 2009 The MIPS Assembly Language. Stored Program Computers Instructions represented in binary, just like data Instructions and data stored.
MIPS Instructions Instructions: Language of the Machine
Chapter 2 — Instructions: Language of the Computer — 1 Memory Operands Main memory used for composite data – Arrays, structures, dynamic data To apply.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO Session 7, 8 Instruction Set Architecture.
Instruction Set Architecture Chapter 3 – P & H. Introduction Instruction set architecture interface between programmer and CPU Good ISA makes program.
MIPS assembly. Computer  What’s in a computer?  Processor, memory, I/O devices (keyboard, mouse, LCD, video camera, speaker), disk, CD drive, …
CHAPTER 2 Instruction Set Architecture 3/21/
Computer Architecture & Operations I
MIPS Assembly.
A Closer Look at Instruction Set Architectures
COMPUTER ARCHITECTURE & OPERATIONS I
Instruction Set Architecture
Morgan Kaufmann Publishers
ELEN 468 Advanced Logic Design
A Closer Look at Instruction Set Architectures
The University of Adelaide, School of Computer Science
Computer Architecture (CS 207 D) Instruction Set Architecture ISA
MIPS Assembly.
CSCI206 - Computer Organization & Programming
Lecture 4: MIPS Instruction Set
Systems Architecture I (CS ) Lecture 5: MIPS Instruction Set*
CSCI206 - Computer Organization & Programming
The University of Adelaide, School of Computer Science
Systems Architecture Lecture 5: MIPS Instruction Set
MIPS assembly.
Computer Architecture & Operations I
The University of Adelaide, School of Computer Science
Chapter 2 Instructions: Language of the Computer
August 29 New address for Fang-Yi
Computer Architecture
September 17 Test 1 pre(re)view Fang-Yi will demonstrate Spim
What is Computer Architecture?
The University of Adelaide, School of Computer Science
UCSD ECE 111 Prof. Farinaz Koushanfar Fall 2018
Introduction to Microprocessor Programming
Arrays versus Pointers
COMS 361 Computer Organization
What is Computer Architecture?
Evolution of ISA’s ISA’s have changed over computer “generations”.
Review In last lecture, done with unsigned and signed number representation. Introduced how to represent real numbers in float format.
January 16 The books are here. Assignment 1 now due Thursday 18 Jan.
CPU Structure CPU must:
Systems Architecture I (CS ) Lecture 5: MIPS Instruction Set*
Instruction Set Architecture
CSE378 Introduction to Machine Organization
Chapter 10 Instruction Sets: Characteristics and Functions
Presentation transcript:

Computer Architecture & Operations I Instructor: Ryan Florin

The University of Adelaide, School of Computer Science 7 February 2018 Hexadecimal Base 16 Compact representation of bit strings 4 bits per hex digit 0000 4 0100 8 1000 c 1100 1 0001 5 0101 9 1001 d 1101 2 0010 6 0110 a 1010 e 1110 3 0011 7 0111 b 1011 f 1111 Example: eca8 6420 1110 1100 1010 1000 0110 0100 0010 0000 Chapter 2 — Instructions: Language of the Computer

Instruction Set Instructions Instruction Set Program commands that a computer can understand Instruction Set The repertoire of instructions of a computer Different computers have different instruction sets But with many aspects in common

CISC and RISC CISC (complex instruction set computer) VAX, Intel X86, IBM 360/370, etc. RISC (reduced instruction set computer) MIPS, DEC Alpha, SUN Sparc, IBM RS6000

Top 10 x86 Instructions

CISC and RISC Today Boundaries have blurred Modern CPUs utilize features of both

Stored-Program Concept Instructions and data of many types can be stored in memory as numbers

The MIPS Instruction Set The University of Adelaide, School of Computer Science 7 February 2018 The MIPS Instruction Set Used as the example throughout the book Stanford MIPS commercialized by MIPS Technologies (www.mips.com) Large share of embedded core market Applications in consumer electronics, network/storage equipment, cameras, printers, … Power consumption Heat dissipation Chapter 2 — Instructions: Language of the Computer

Arithmetic Operations The University of Adelaide, School of Computer Science 7 February 2018 Arithmetic Operations Add and subtract, three operands Two sources and one destination add a, b, c # a gets b + c All arithmetic operations have this form How about a = b + c + d? §2.2 Operations of the Computer Hardware Chapter 2 — Instructions: Language of the Computer

ISA Design Principle 1: Simplicity favors regularity Regularity makes implementation simpler Simplicity enables higher performance at lower cost

The University of Adelaide, School of Computer Science 7 February 2018 Arithmetic Example C code: f = (g + h) - (i + j); Compiled MIPS code: add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1 Chapter 2 — Instructions: Language of the Computer

More Arithmetic Example The University of Adelaide, School of Computer Science 7 February 2018 More Arithmetic Example C code: f = g + h + i + j + k; Compiled MIPS code: add t0, g, h # temp t0 = g + h add t1, t0, i # temp t1 = t0 + i add t2, t1, j # temp t2 = t1 + j add f, t2, k # f = t2 + k Do we really need three registers? Chapter 2 — Instructions: Language of the Computer

The University of Adelaide, School of Computer Science 7 February 2018 Register Operands Arithmetic instructions use register operands MIPS has a 32 × 32-bit register file Use for frequently accessed data Numbered 0 to 31 32-bit data called a “word” Assembler names $t0, $t1, …, $t9 for temporary values $s0, $s1, …, $s7 for saved variables Why only 32? §2.3 Operands of the Computer Hardware Chapter 2 — Instructions: Language of the Computer

ISA Design Principle 2: Smaller is faster c.f. main memory: millions of locations

Register Operand Example The University of Adelaide, School of Computer Science 7 February 2018 Register Operand Example C code: f = (g + h) - (i + j); f, …, j in $s0, …, $s4 Compiled MIPS code: add $t0, $s1, $s2 add $t1, $s3, $s4 sub $s0, $t0, $t1 Chapter 2 — Instructions: Language of the Computer

The University of Adelaide, School of Computer Science 7 February 2018 Memory Operands Main memory used for composite data Arrays, structures, dynamic data To apply arithmetic operations Load values from memory into registers Store result from register to memory Memory is byte addressed Each address identifies an 8-bit byte Words are aligned in memory Address must be a multiple of 4 Chapter 2 — Instructions: Language of the Computer

Byte Ordering Little-endian byte order Big-endian byte order With the low-order byte at the starting address Example: Intel, DEC Big-endian byte order With the high-order byte at the starting address Example: HP, IBM, Motorola 68000 Internet standard byte ordering Formatting of the decimal value 256 in little-endian and big-endian Format Value Little-Endian 00000000 00000001 Big-Endian 00000001 00000000

Big Endian and Little Endian MIPS is Big Endian Most-significant byte at least address of a word c.f. Little Endian: least-significant byte at least address

Memory Operand Example 1 The University of Adelaide, School of Computer Science 7 February 2018 Memory Operand Example 1 C code: g = h + A[8]; g in $s1, h in $s2, base address of A in $s3 Compiled MIPS code: Index 8 requires offset of 32 4 bytes per word lw $t0, 32($s3) # load word add $s1, $s2, $t0 offset base register Chapter 2 — Instructions: Language of the Computer

Memory Operand Example 2 The University of Adelaide, School of Computer Science 7 February 2018 Memory Operand Example 2 C code: A[12] = h + A[8]; h in $s2, base address of A in $s3 Compiled MIPS code: Index 8 requires offset of 32 lw $t0, 32($s3) # load word add $t0, $s2, $t0 sw $t0, 48($s3) # store word Chapter 2 — Instructions: Language of the Computer

The University of Adelaide, School of Computer Science 7 February 2018 Registers vs. Memory Registers are faster to access than memory Operating on memory data requires loads and stores More instructions to be executed Compiler must use registers for variables as much as possible Only spill to memory for less frequently used variables Register optimization is important! Chapter 2 — Instructions: Language of the Computer

The University of Adelaide, School of Computer Science 7 February 2018 Immediate Operands Constant data specified in an instruction addi $s3, $s3, 4 No subtract immediate instruction Just use a negative constant addi $s2, $s1, -1 Chapter 2 — Instructions: Language of the Computer

Design Principle 3 Make the common case fast Small constants are common Immediate operand avoids a load instruction

The University of Adelaide, School of Computer Science 7 February 2018 The Constant Zero MIPS register 0 ($zero) is the constant 0 Cannot be overwritten Useful for common operations E.g., move between registers add $t2, $s1, $zero Chapter 2 — Instructions: Language of the Computer

What I want you to do Review Chapter 2