Piero Belforte, HDT 1999: Modeling for EMC and High Frequency Devices, DAC 1999,New Orleans USA.

Slides:



Advertisements
Similar presentations
Operational Amplifiers 1. Copyright  2004 by Oxford University Press, Inc. Microelectronic Circuits - Fifth Edition Sedra/Smith2 Figure 2.1 Circuit symbol.
Advertisements

Chapter 7 Operational-Amplifier and its Applications
CHAPTER 3: SPECIAL PURPOSE OP-AMP CIRCUITS
Chapter 21 Alternating Current Circuits and Electromagnetic Waves 1. Alternating Current 2. Resistor in an AC circuit 3. Capacitor in an AC circuit 4.
1CADENCE DESIGN SYSTEMS, INC. Using Allegro PCB SI to Analyze a Board’s Power Delivery System from Power Source to Die Pad International Cadence Usergroup.
Project by Santiago Yeomans, Chad Cummins, Gboyega Adeola Guitar Signal Transmitter.
ULg - EMC Lab Cost 286 Wroclaw1 Research activities in Liège Ir. V. Beauvois, Ir. S. Coets, Ir. M. Renard and Ir. Ph. Camus
MEASUREMENT DEVICES OUTLINE Multimeters Analog Multimeters
Instrumentation & Power Electronics
OSCILLATORS.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
Electronics 1 Lecture 7 Diode types and application
General Licensing Class G7A – G7C Practical Circuits Your organization and dates here.
Power Electronics and Drives (Version ) Dr. Zainal Salam, UTM-JB 1 Chapter 3 DC to DC CONVERTER (CHOPPER) General Buck converter Boost converter.
Conducted Emissions and Susceptibility Conducted emissions are simpler to investigate than radiated emissions because only the product’s power cord needs.
Copyright © 2009 Pearson Education, Inc. Chapter 30 Inductance, Electromagnetic Oscillations, and AC Circuits.
Fundamentals of Power Electronics and Power System with MATLAB
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Silicon Solutions for the Real World 1 AID-EMC Automotive IC Design for Low EMC Review Meeting 29 augustus 2006 VILVOORDE.
Lecture 16 In this lecture we will discuss comparisons between theoretical predictions of radiation and actual measurements. The experiments consider simple.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit October 27th, 2005 AID–EMC: Low Emission Digital Circuit Design.
INTRODUCTION Interconnection wiring is gaining a significant importance in speed of modern VLSI circuits. Since the wiring may cover up to eighty percent.
Lumped versus Distributed: A component must be considered as distributed when the physical dimensions of an element become significant with respect to.
MICAS Department of Electrical Engineering (ESAT) Design-In for EMC on digital circuit December 5th, 2005 Low Emission Digital Circuit Design Junfeng Zhou.
ECG Monitor Objective o Provide users an economical ECG monitoring device o Raise awareness to the importance of a healthy heart and living o Allow doctors.
Instrumentation & Power Electronics
Copyright © 2009 Pearson Education, Inc. Chapter 33 Inductance, Electromagnetic Oscillations, and AC Circuits Part II.
The Probe: Measurement Accuracy Begins at the Tip  Attenuation –The ratio of the probe’s input signal amplitude to the output signal amplitude..  Bandwidth.
The Interconnect Modeling Company™ High-Speed Interconnect Measurements and Modeling Dima Smolyansky TDA Systems, Inc.
Lecture 5: DMM & Oscilloscope 1. DMM can be used to measure: DC & AC voltages – current - resistance - BJT (β test) - diode test - short circuit test,
T RANSIENTS AND S TEP R ESPONSES ELCT222- Lecture Notes University of S. Carolina Fall2011.
Simulated Inductance Experiment 25.
BME 353 – BIOMEDICAL MEASUREMENTS AND INSTRUMENTATION MEASUREMENT PRINCIPLES.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Piero Belforte, HDT 1999: PRESTO Modeling Alessandro Arnulfo R&D Application Engineer.
Piero Belforte, HDT High Design Technology presentation by Alessandro Arnulfo (1998).
Piero Belforte, HDT High Design Technology presentation by Alessandro Arnulfo (1999).
Piero Belforte, HDT DYNAMIC MODELING Emmanuel Leroux, Sergio G. Rocco THOMSON-DASSAULT MODELING MEETING DAY 25.
Piero Belforte, HDT-CSELT: TECHNIQUES DE MODELISATION POUR LES COMPOSANTS ACTIFS E. Leroux, R. Ene F. Maggioni CEM COMPO 99 - TOULOUSE - 14, 15 Janvier 1999.
Piero Belforte, HDT: PRESTO Post-layout Rapid Exhaustive Simulation and Test of Operation.
Piero Belforte, HDT 1998 :DWS Digital Wave Simulator.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
Piero Belforte, CSELT July 6th 2000: Integrated Circuits Modeling Service based on ATE Equipment (Schlumberger ITS9000)
Piero Belforte, CSELT/HDT, 1998: PCB RADIATED EMISSION PREDICTION AND VALIDATION
Piero Belforte 2010 : WE WERE PIONEERS, EARLY APPLICATIONS OF DIGITAL WAVE SIMULATORS (CSELT,YEARS 70s)
Hartley Oscillator Circuit Theory Working and Application
Measurements &Testing (1)a CSE 323a
Adapter Board Design Changes
INDUSTRIAL ELECTRONICS/ELECTRICITY
(5) DMM & Oscilloscope.
Basic MOS Amplifiers: DC and Low Frequency Behavior
The Making of The Perfect MOSFET
INDUCTION MOTOR PROTECTION FOR SINGLE PHASING, OVERVOLTAGE AND OVER TEMPERATURE Submitted by:
DC-DC PWM Converters Lecture Note 5.
Diode Applications Half wave rectifier and equivalent circuit with piece-wise linear model Ideal Vc Rf vi v i = VM sin (t)
Crosstalk Overview and Modes.
Electromagnetic Compatibility BHUKYA RAMESH NAIK 1.
Open book, open notes, bring a calculator
Timing Analysis 11/21/2018.
General Licensing Class
topics Basic Transmission Line Equations
Crosstalk Overview and Modes.
Crosstalk Overview and Modes.
POWER ELECTRONICS DC-DC CONVERTERS (CHOPPERS) PART 2
CHAPTER 59 TRANSISTOR EQUIVALENT CIRCUITS AND MODELS
Advanced Computer Architecture Lecture 7
Presentation transcript:

Razvan A. Ene High Design Technology - Italy DAC New Orleans - USA Modeling for EMC and High Frequency Devices 1

High Design Technology 2

What degree of accuracy of the models is needed in order to correctly simulate the signals and the radiated electromagnetic field of PCBs? A way of avoiding such precise description using IBIS models is foreseen. Motivation 3

High Design Technology Why predict S.I. and e.m. emissions? Device modeling and related problems Electrical modeling for EMC Comparison with measurements Conclusions about S.I. and EMC simulation Improving IBIS Topics of Discussion 4

High Design Technology Considering S.I. & EMC aspects in PCBs only through compliance tests on the first prototype raises some problems completion date costs Solution: Predict wave forms & radiated emission at the design stage using post-layout simulation Why predict S.I. & e.m. emission? 5

High Design Technology Elements of an IBIS Model 6

High Design Technology Device modeling (for S.I.) SUBCKT name COUT 2 0 value RSWVCC PWL(0V 1E6 1V 0 2V 0) C=2P PVCC 7 8 1_static_char C=2P E dtf stf 0.1NS VCOMP DC(5) Bvcc 91 9 dtf2 RSWGND PWL(-1V 0 0V 0 1V 1E6) C=2P PGND _static_char C=2P Bgnd dtf2 TD C=6P.ENDS name 7

High Design Technology Device modeling (for S.I.) name is the name of the electrical model value is the value of the output capacitance 0_static_char is the static characteristic of the output at "0" logic level 1_static_char is the static characteristic of the ouput at "1" logic level 8

High Design Technology Device modeling (for S.I.) stf is the static transfer function of the output dtf is the dynamic transfer function of the output dtf2 is the dynamic transfer function of the clamping diode 9

High Design Technology Measuring the D.T.F.of the output impedance The bias probe is used to setup the bias condition at the DUT pin. It can be a simple 10k  1/8W resistor or a series of a 3.3mH inductor and a 330  1W resistor (the inductor on the DUT side). The purely resistive probe can be used for biasing CMOS input stages, because no biasing current is required. The RL probe is needed to bias output stages or input clamping diodes, that require a current source or sink at DUT pin. 10

High Design Technology Actual TDR responses of the AC74 input in clamping condition for two foundries 11

High Design Technology Simulated response of an inter- connection between two AC74 Only the dynamic response of the ground protection diode is different in the simulations A and B 12

High Design Technology Identifying the problem 13

High Design Technology Silicon implementation Concentrated vs. distributed clamp diodes small inductive effectlarge inductive effect dedicated clamp diodedistributed protection diode fast clampingslow clamping over shoot 14

High Design Technology Simulation vs. measures at 155Mb/s Comparison between simulation and measures of high- speed multiboard system (155Mbit/s) * elements * 32 simultaneous input sequence * time points * 25 min. simulation time ( SUN Ultra 1) 15

High Design Technology Important factors physical layout on the die spreading of the parameters accurate problem description adequate modeling of the problem high precision instrumentation 16

High Design Technology Some equivalences wide band models = accurate time domain characterisation (depends on your simulation engine) accurate simulation of the waveforms = accurate model of the components actualy mounted on the PCB Wasn’t all about design phase? 17

High Design Technology EMC measurement setup Semi-anechoical room at Lille University Measurements in far field The geometry: 18

High Design Technology Test case PCB with one microstrip 10 MHz CMOS oscillator 19

High Design Technology Problems Predicted e.m. field is very different from the measurements although we used: Accurate models for vias, pins and microstrip Special precautions in order to ensure lack of parasitic effects Green transfer function Driver model 20

High Design Technology Electrical modeling for EMC modify dtf in the device model in IBIS is given as a slope Measure dtf using a good probe (with low parasitic parameters) insert a dtf block instead of C out in the model Measure it using a Time Domain Reflectometer (TDR) 21

High Design Technology Electrical modeling for EMC Measuring dtf 22

High Design Technology Frequency spectrum of the signals 23

High Design Technology Signals on the trace 24

High Design Technology EMC spectrums IMPORTANT OBSERVATION: Although is a low speed circuit, EMC simulation requires a model valid until VERY HIGH frequencies 2 5

High Design Technology Conclusions Good agreement with measurement is obtained using appropriate models and simulation techniques The algorithm and modeling techniques are thus validated The aim of the designer is to keep the radiated fields under the standards, i.e. a worst case analysis 26

High Design Technology Conclusions During design phase is not realistic to measure each component (remember also the spread in the components characteristics) Make use in an appropriate mode of the typical, min. and max. values in IBIS model (EMC compliance = Signal Integrity = Timing Simulation) 27

High Design Technology Advises for a successful designer have fully knowledge of the advantages and limitations of your simulation engine have clear ideas about what simulation can give, and what practical use one can make of the results make appropriate choice of the model parameters (it is more usefull having the spreading rather than a single measurement) 28

High Design Technology Improving IBIS fill in all min. / max. fields introduce a field that, for critical parameters like C out, gives the statistical distribution of the values spreading revive the Rise and Fall waveform voices, in order to handle corectly the waveforms of the open output 29

High Design Technology Improving IBIS introduce supplementary fields in order to support the TDR measurements of the dynamic behaviour of the output impedance in both normal and clamping condition (high and low level); in this way even far more complex problems can be addressed 30