– 1 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Oversampling ADC.

Slides:



Advertisements
Similar presentations
– 1 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2012 Oversampling ADC.
Advertisements

– 1 – Data ConvertersIntegration ADCProfessor Y. Chiu EECT 7327Fall 2012 Integration ADC.
Calice Meeting – Prague September 12 th Design of a 16 bit  DAC for ECAL calibration Status report D. Dzahini, L. Gallin-Martel, O. Rossetto,
Husheng Li, UTK-EECS, Fall  An ideal low pass filter can be used to obtain the exact original signal.
©Alex Doboli 2006  Analog to Digital Converters Alex Doboli, Ph.D. Department of Electrical and Computer Engineering State University of New York at.
Analog to Digital Converters (ADC) 2 ©Paul Godin Created April 2008.
Quasi-Passive Cyclic DAC Gabor C. Temes School of EECS Oregon State University.
The Design of a Delta Sigma Modulator Presented by: Sameh Assem Ibrahim 24-July-2003.
Sampling and quantization Seminary 2. Problem 2.1 Typical errors in reconstruction: Leaking and aliasing We have a transmission system with f s =8 kHz.
Designing Variation-Tolerance in Mixed-Signal Components of a System-on-Chip Wei Jiang and Vishwani D. Agrawal Electrical and Computer Engineering Auburn.
Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.
DNC, GEC & Non-linear Interpolation DNC, GEC & Non-linear interpolation A Review of ”A Digitally Enhanced 1.8V 15-bit 40-MSample/s CMOS.
CEN352, Dr. Ghulam Muhammad King Saud University
– 1 – Data Converters Data Converter BasicsProfessor Y. Chiu EECT 7327Fall 2014 Data Converter Basics.
Why prefer CMOS over CCD? CMOS detector is radiation resistant Fast switching cycle Low power dissipation Light weight with high device density Issues:
Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
Introduction to Analog-to-Digital Converters
I. Concepts and Tools Mathematics for Dynamic Systems Time Response
– 1 – Data ConvertersInterpolating and Folding ADCProfessor Y. Chiu EECT 7327Fall 2014 Interpolation.
– 1 – Data ConvertersDACProfessor Y. Chiu EECT 7327Fall 2014 DAC Architecture.
Data Acquisition. Data Acquisition System Analog Signal Signal Conditioner ADC Digital Processing Communication.
Lecture 4: Sampling [2] XILIANG LUO 2014/10. Periodic Sampling  A continuous time signal is sampled periodically to obtain a discrete- time signal as:
 Principles of Digital Audio. Analog Audio  3 Characteristics of analog audio signals: 1. Continuous signal – single repetitive waveform 2. Infinite.
Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.
Department of Electrical & Computer Engineering 1 ES585a - Computer Based Power System Protection Course by Dr.T.S.Sidhu - Fall 2005 Class discussion presentation.
Over-Sampling and Multi-Rate DSP Systems
Formatting and Baseband Modulation
Fundamentals of Digital Communication
DSP Techniques for Software Radio DSP Front End Processing Dr. Jamil Ahmad.
FE8113 ”High Speed Data Converters”
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
AN OVERVIEW OF SIGMA-DELTA CONVERTERS
By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.
Filters and Delta Sigma Converters
COMMUNICATION SYSTEM EEEB453 Chapter 5 (Part IV) DIGITAL TRANSMISSION.
A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring
FE8113 ”High Speed Data Converters”. Course outline Focus on ADCs. Three main topics:  1: Architectures ”CMOS Integrated Analog-to-Digital and Digital-to-
A low-noise low-voltage continuous-time  modulator with digital compensation of excess loop delay Dr.S.Mehdi Fakhraie By: Mehrdad Ghobady.
Managing Waveform Data and Related Metadata for Seismic Networks Cairo, Egypt, Nov 8 – 17, 2009 Modern Data Acquisition Systems – Reinoud Sleeman Modern.
Why Data Conversion? Real world is analog Mostly, communication and computation is digital Need a component to convert analog signals to digital (ADC)
Software Defined Radio PhD Program on Electrical Engineering Sampling Theory and Quantization José Vieira.
THERMAL NOISE ESTIMATION IN SWITCHED-CAPACITOR CIRCUITS
Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.
Outline Abstract Introduction Bluetooth receiver architecture
Lecture 2 Analog to digital conversion & Basic discrete signals.
Sebastian Loeda BEng(Hons) The analysis and design of low-oversampling, continuous-time  converters and the effects of analog circuits on loop stability.
Sampling Rate Conversion by a Rational Factor, I/D
ΨΗΦΙΑΚΟΣ ΕΛΕΓΧΟΣ (22Δ802) Β΄ ΕΞΑΜΗΝΟ Καθηγητής Πέτρος Π. Γρουμπός  Ώρες Γραφείου: Τετάρτη Πέμπτη Παρασκευή 11:00- 12:00 Γραφείο: 1.
MECH 373 Instrumentation and Measurements
Software Defined Radio PhD Program on Electrical Engineering
B.Sc. Thesis by Çağrı Gürleyük
Dynamic Specifications
Principios de Comunicaciones EL4005
ANALOG-TO-DIGITAL CONVERTERS
Digital Communications Chapter 13. Source Coding
Chapter 3 Sampling.
High Resolution Digital Audio
Sampling rate conversion by a rational factor
Nonlinearities for current-steering DACs
Σ-D Analog to Digital Converter for CMOS Image Sensors Nonu Singh (RIT, MicroE Co-Op) Background After fabricating an imaging sensor it needs to be characterized.
Oversampling A/D Conversion
Data Conversion Slides by Prof. Brian L. Evans, Dept. of ECE, UT Austin, and Dr. Thomas D. Kite, Audio Precision, Beaverton, OR
لجنة الهندسة الكهربائية
Test Results for the CT Sigma-Delta Modulator
A Software Defined Radio for the Masses, Part 4
Department of Electrical Engineering and Automation
Analog-to-digital converter
Chapter 9 Advanced Topics in DSP
ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals
Integration ADC Data Converters Integration ADC Professor Y. Chiu
Presentation transcript:

– 1 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Oversampling ADC

Nyquist-Rate ADC – 2 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 The “black box” version of the quantization process Digitizes the input signal up to the Nyquist frequency (f s /2) Minimum sampling frequency (f s ) for a given input bandwidth Each sample is digitized to the maximum resolution of the converter

Anti-Aliasing Filter (AAF) – 3 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Input signal must be band-limited prior to sampling Nyquist sampling places stringent requirement on the roll-off characteristic of AAF Often some oversampling is employed to relax the AAF design (better phase response too) Decimation filter (digital) can be linear-phase

Oversampling ADC – 4 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Sample rate is well beyond the signal bandwidth Coarse quantization is combined with feedback to provide an accurate estimate of the input signal on an “average” sense Quantization error in the coarse digital output can be removed by the digital decimation filter The resolution/accuracy of oversampling converters is achieved in a sequence of samples (“average” sense) rather than a single sample; the usual concept of DNL and INL of Nyquist converters are not applicable

Relaxed AAF Requirement – 5 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Nyquist-rate converters Oversampling converters Sub-sampling Band-pass oversampling OSR = f s /2f m

Oversampling ADC – 6 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Predictive type –Delta modulation Noise-shaping type –Sigma-delta modulation –Multi-level (quantization) sigma-delta modulation –Multi-stage (cascaded) sigma-delta modulation (MASH)

Oversampling – 7 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 NyquistOversampled Sample rateNoise powerPower Nyquistfsfs Δ 2 /12P OversampledM*f s (Δ 2 /12)/MM*P  OSR = M

Noise Shaping – 8 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Push noise out of signal band Large LF, low HF → Integrator? 

Sigma-Delta (ΣΔ) Modulator – 9 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Noise shaping obtained with an integrator Output subtracted from input to avoid integrator saturation First-order ΣΔ modulator

Linearized Discrete-Time Model – 10 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Caveat: E(z) may be correlated with X(z) – not “white”!

First-Order Noise Shaping – 11 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Doubling OSR (M) increases SQNR by 9 dB (1.5 bit/oct)

SC Implementation – 12 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 SC integrator 1-bit ADC → simple, ZX detector 1-bit feedback DAC → simple, inherently linear

Second-Order ΣΔ Modulator – 13 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Doubling OSR (M) increases SQNR by 15 dB (2.5 bit/oct)

2nd-Order ΣΔ Modulator (1-Bit Quantizer) – 14 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Simple, stable, highly-linear Insensitive to component mismatch Less correlation b/t E(z) and X(z)

Generalization (L th -Order Noise Shaping) – 15 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Doubling OSR (M) increases SQNR by (6L+3) dB, or (L+0.5) bit Potential instability for 3rd- and higher-order single-loop ΣΔ modulators

ΣΔ vs. Nyquist ADC’s – 16 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 ΣΔ ADC output (1-bit) Nyquist ADC output ΣΔ ADC behaves quite differently from Nyquist converters Digital codes only display an “average” impression of the input INL, DNL, monotonicity, missing code, etc. do not directly apply in ΣΔ converters → use SNR, SNDR, SFDR instead

Tones – 17 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 The output spectrum corresponding to V i = 0 results in a tone at f s /2, and will get eliminated by the decimation filter The 2nd output not only has a tone at f s /2, but also a low-frequency tone – f s /2000 – that cannot be eliminated by the decimation filter

Tones – 18 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Origin – the quantization error spectrum of the low-resolution ADC (1-bit in the previous example) in a ΣΔ modulator is NOT white, but correlated with the input signal, especially for idle (DC) inputs. (R. Gray, “Spectral analysis of sigma-delta quantization noise”) Approaches to “whitening” the error spectrum –Dither – high-frequency noise added in the loop to randomize the quantization error. Drawback is that large dither consumes the input dynamic range. –Multi-level quantization. Needs linear multi-level DAC. –High-order single-loop ΣΔ modulator. Potentially unstable. –Cascaded (MASH) ΣΔ modulator. Sensitive to mismatch.

Cascaded (MASH) ΣΔ Modulator – 19 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Idea: to further quantize E(z) and later subtract out in digital domain The 2nd quantizer can be a ΣΔ modulator as well

2-1 Cascaded Modulator – 20 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 DNTF

2-1 Cascaded Modulator – 21 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 E 1 (z) completely cancelled assuming perfect matching between the modulator NTF (analog domain) and the DNTF (digital domain) A 3rd-order noise shaping on E 2 (z) obtained No potential instability problem

Integrator Noise – 22 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall 2014 Delay ignored INT1 dominates the overall noise Performance!

References – 23 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall B. E. Boser and B. A. Wooley, JSSC, pp , issue 6, B. H. Leung et al., JSSC, pp , issue 6, T. C. Leslie and B. Singh, ISCAS, 1990, pp B. P. Brandt and B. A. Wooley, JSSC, pp , issue 12, F. Chen and B. H. Leung, JSSC, pp , issue 4, R. T. Baird and T. S. Fiez, TCAS2, pp , issue 12, T. L. Brooks et al., JSSC, pp , issue 12, A. K. Ong and B. A. Wooley, JSSC, pp , issue 12, S. A. Jantzi, K. W. Martin, and A.S. Sedra, JSSC, pp , issue 12, A. Yasuda, H. Tanimoto, and T. Iida, JSSC, pp , issue 12, A. R. Feldman, B. E. Boser, and P. R. Gray, JSSC, pp , issue 10, H. Tao and J. M. Khoury, JSSC, pp , issue 12, E. J. van der Zwan et al., JSSC, pp , issue 12, I. Fujimori et al., JSSC, pp , issue 12, Y. Geerts, M.S.J. Steyaert, W. Sansen, JSSC, pp , issue 12, 2000.

References – 24 – Data ConvertersOversampling ADCProfessor Y. Chiu EECT 7327Fall T. Burger and Q. Huang, JSSC, pp , issue 12, K. Vleugels, S. Rabii, and B. A. Wooley, JSSC, pp , issue 12, S. K. Gupta and V. Fong, JSSC, pp , issue 12, R. Schreier et al., JSSC, pp , issue 12, J. Silva et al., CICC, 2002, pp Y.-I. Park et al., CICC, 2003, pp L. J. Breems et al., JSSC, pp , issue 12, R. Jiang and T. S. Fiez, JSSC, pp , issue 12, P. Balmelli and Q. Huang, JSSC, pp , issue 12, K. Y. Nam et al., CICC, 2004, pp X. Wang et al., CICC, 2004, pp A. Bosi et al., ISSCC, 2005, pp N. Yaghini and D. Johns, ISSCC, 2005, pp G. Mitteregger et al., JSSC, pp , issue 12, R. Schreier et al., JSSC, pp , issue 12, 2006.