CDA 4253 FPGA System Design PicoBlaze Interface Hao Zheng Comp Sci & Eng U of South Florida.

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

Lecture 16 PicoBlaze Instruction Set & Assembler Directives
PicoBlaze CPLD Microcontroller
TECH CH03 System Buses Computer Components Computer Function
ECE 448 – FPGA and ASIC Design with VHDL Lecture 13 PicoBlaze I/O & Interrupt Interface.
9/15/09 - L25 Registers & Load Enable Copyright Joanne DeGroat, ECE, OSU1 Registers & Load Enable.
1 Computer System Overview Chapter 1. 2 n An Operating System makes the computing power available to users by controlling the hardware n Let us review.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
Top Level View of Computer Function and Interconnection.
ECE 448 – FPGA and ASIC Design with VHDL Lecture 12 PicoBlaze Overview.
ECE 448 – FPGA and ASIC Design with VHDL Lecture 12 PicoBlaze Overview.
2 nd Year - 1 st Semester Asst. Lect. Mohammed Salim Computer Architecture I 1.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
ECE 448 – FPGA and ASIC Design with VHDL Lecture 19 PicoBlaze Interrupt Interface & Assembly Code Development.
Instructor: Oluwayomi Adamo Digital Systems Design.
Chapter 6: Computer Components Dr Mohamed Menacer Taibah University
CDA 4253 FPGA System Design PicoBlaze Instruction Set Hao Zheng Comp Sci & Eng U of South Florida.
CDA 4253 FPGA System Design The PicoBlaze Microcontroller
ECE 448: Lab 6 Using PicoBlaze Fast Sorting. Part 1: Introduction to Lab 6 Part 2: Instruction Set of PicoBlaze-6 Part 3: Hands-on Session: OpenPICIDE.
Picoblaze Overview EENG Introduction 8-bit microcontroller for Xilinx devices Soft Core – Soft Processor 5% of the resources of spartan 3 (3S200.
Lecture 13 PicoBlaze I/O & Interrupt Interface Example of Assembly Language Routine ECE 448 – FPGA and ASIC Design with VHDL.
Introduction to Experiment 7 Replacing Hardwired Control Unit with the Picoblaze Microcontroller ECE 448 Spring 2009.
Chapter 3 System Buses.  Hardwired systems are inflexible  General purpose hardware can do different tasks, given correct control signals  Instead.
Introduction to Exceptions 1 Introduction to Exceptions ARM Advanced RISC Machines.
CDA 4253 FPGA System Design PicoBlaze Interface Hao Zheng Comp Sci & Eng U of South Florida.
Lecture 18 PicoBlaze Instruction Set & Assembler Directives
Temperature Measurement
Microprocessor Systems Design I
More Devices: Control (Making Choices)
Lecture 15 PicoBlaze Overview
Computer Architecture
Interrupts In 8085 and 8086.
Introduction of microprocessor
Chapter 3 Top Level View of Computer Function and Interconnection
RTL Design Methodology
8259 Chip The Intel 8259 is a family of Programmable Interrupt Controllers (PIC) designed and developed for use with the Intel 8085 and Intel 8086 microprocessors.
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Advisor: Prof. Gandhi Puvvada
Lecture 14 PicoBlaze Overview
Lecture 16 PicoBlaze I/O & Interrupt Interface
Lecture 16 PicoBlaze Overview
Introduction to ModelSim Implementing Sequential
Advisor: Prof. Gandhi Puvvada
Computer System Overview
Lecture 18 PicoBlaze I/O Interface
Design of the Control Unit for One-cycle Instruction Execution
ECE 448: Lab 6 Using PicoBlaze Fast Sorting Class Exercise 2.
ECEG-3202 Computer Architecture and Organization
Lecture 13 PicoBlaze I/O & Interrupt Interface
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Lecture 15 PicoBlaze I/O & Interrupt Interface
8051 Micro Controller.
Computer System Overview
Lecture 13 PicoBlaze I/O & Interrupt Interface
Lecture 17 PicoBlaze I/O & Interrupt Interface
Computer System Overview
Lecture 14 PicoBlaze Instruction Set
COMP3221: Microprocessors and Embedded Systems
A Top-Level View Of Computer Function And Interconnection
William Stallings Computer Organization and Architecture 7th Edition
Presentation transcript:

CDA 4253 FPGA System Design PicoBlaze Interface Hao Zheng Comp Sci & Eng U of South Florida

2 Required Reading P. Chu, FPGA Prototyping by VHDL Examples Chapter 16, PicoBlaze I/O Interface Chapter 17, PicoBlaze Interrupt Interface Xilinx PicoBlaze User Guide (UG 129) Chapter 4 & 6

Input Instructions INPUT sX, KKPORT_ID <= KKdirect sX <= IN_PORT INPUT sX, (sY)PORT_ID <= sYindirect sX <= IN_PORT 3

Input Operation and FPGA Interface 4

5 Input Instructions: Timing Diagram

6 Four Continuous-Access Ports

7

Output Instructions OUTPUT sX, KKPORT_ID <= KKdirect OUT_PORT <= sX OUTPUT sX, (sY)PORT_ID <= sYindirect OUTPUT <= sX 8 write_strobe is asserted in the 2 nd cycle of an output instruction.

Output Instructions 9

Output Operation and FPGA Interface 10

11 Output Decoding of Four Output Registers

12 Decoder Logic The decoder logic can be saved by using one-hot codes for port_id if the output ports are smaller than 8.

13 Timing Diagram of an Output Instruction output s0, 02

14 Simple Address Decoding for Designs with <8 Output Components

15 Interrupt Flow 1.Enabled interrupts 2.An interrupt occurs 3.Execute call 3FF 4.Execute jump isr 5.Execute interrupt service routine (ISR) at isr 6.execute returni enable at the end of ISR, and resume the normal operation

16

Interrupt Related Instructions RETURNI ENABLE PC <= STACK[TOS] ; TOS <= TOS – 1; I <= 1; C<= PRESERVED C; Z<= PRESERVED Z RETURNI DISABLE PC <= STACK[TOS] ; TOS <= TOS – 1; I <= 0; C<= PRESERVED C; Z<= PRESERVED Z ENABLE INTERRUPT I <=1; DISABLE INTERRUPT I <=0; 17

18 Interrupt Interface with a Single Event interrupt should hold high until interrupt_ack is asserted.

19 Interrupt Interface with Two Requests ISR reads in_port[1:0], decides which request should be served, and generate correct signal to clear the corresponding interrupt request FF.

20 Time-Multiplexed Seven Segment Display

21 Time-Multiplexing Circuit

22 Multiplexing Circuit Based on PicoBlaze mod-500 generates an interrupt every 5us. ISR loads sseg[6:0] from memory and generates corresponding port ID for an[3:0].