VICTR Vertically Integrated CMS TRacker Concept Demonstration ASIC

Slides:



Advertisements
Similar presentations
H1 SILICON DETECTORS PRESENT STATUS By Wolfgang Lange, DESY Zeuthen.
Advertisements

1 ACES Workshop, March 2011 Mark Raymond, Imperial College. Two-in-one module PT logic already have a prototype readout chip for short strips in hand CBC.
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
3D chip and sensor Status of the VICTOR chip and associated sensor Bonding and interconnect of chip and sensor Input on sensor design and interconnection.
From hybrids pixels to smart vertex detectors using 3D technologies 3D microelectronics technologies for trackers.
1 Digital Active Pixel Array (DAPA) for Vertex and Tracking Silicon Systems PROJECT G.Bashindzhagyan 1, N.Korotkova 1, R.Roeder 2, Chr.Schmidt 3, N.Sinev.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
27 th September 2007AIDA design meeting. 27 th September 2007AIDA design meeting.
Electrical Engineering at Fermilab The Hidden Agenda Behind All This Physics Stuff.
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.
F February 5, 2001 Pixel Detector Size and Shape David Christian Fermilab.
Module Development Plan I believe that we are ready to proceed to a program to demonstrate a PS module based on “2.5 D” interconnections. This is based.
VIP1: a 3D Integrated Circuit for Pixel Applications in High Energy Physics Jim Hoff*, Grzegorz Deptuch, Tom Zimmerman, Ray Yarema - Fermilab *
ASIC R&D at Fermilab R. Yarema October 30, Long Range Planning Committee2 ASICs are Critical to Most Detector Systems SVX4 – CDF & DO VLPC readout.
Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.
Fine Pixel CCD for ILC Vertex Detector ‘08 7/31 Y. Takubo (Tohoku U.) for ILC-FPCCD vertex group ILC vertex detector Fine Pixel CCD (FPCCD) Test-sample.
Beam Tests of 3D Vertically Interconnected Prototypes Matthew Jones (Purdue University) Grzegorz Deptuch, Scott Holm, Ryan Rivera, Lorenzo Uplegger (FNAL)
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
The BTeV Pixel Detector David Christian Fermilab June 17, 2010.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
ClicPix ideas and a first specification draft P. Valerio.
A Vertically Integrated Module Design for Track Triggers at Super-LHC The environment expected at future LHC upgrades pose unprecedented challenges for.
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
Special Focus Session On CMOS MAPS and 3D Silicon R. Yarema On Behalf of Fermilab Pixel Development Group.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
CMS Pixels: Fermilab Farah Fahim, Gregory Deptuch, Jim Hoff, Alpana Shenai, Marcel Trimpl.
Fermilab Silicon Strip Readout Chip for BTEV
Pixel detector development: sensor
-1-CERN (11/24/2010)P. Valerio Noise performances of MAPS and Hybrid Detector technology Pierpaolo Valerio.
Phase 2 Tracker Meeting 6/19/2014 Ron Lipton
The SLHC CMS L1 Pixel Trigger & Detector Layout Wu, Jinyuan Fermilab April 2006.
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
The trigger-less TBit/s readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 24 Sep 20131Dirk Wiedner TWEPP2013.
Tracking at the Fermilab Test Beam Facility Matthew Jones, Lorenzo Uplegger April 29 th Infieri Workshop.
RD program on hybrids & Interconnects Background & motivation At sLHC the luminosity will increase by a factor 10 The physics requirement on the tracker.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
B => J/     Gerd J. Kunde PHENIX Silicon Endcap  Mini-strips (50um*2mm – 50um*11mm)  Will not use ALICE chip  Instead custom design based on.
Pixel Sensors for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
HV2FEI4 and 3D A.Rozanov CPPM 9 December 2011 A.Rozanov.
Dear Colleagues, In agreement with the CMS Upgrade Managers, the Tracker will hold a review of R&D activities related to outer tracker modules on.
End OF Column Circuits – Design Review
Development of T3Maps adapter boards
Valerio Re Università di Bergamo and INFN, Pavia, Italy
Evidence for Strongly Interacting Opaque Plasma
Design of the 64-channel ASIC: status
Hybrid Pixel R&D and Interconnect Technologies
Application of VATAGP7 ASICs in the Silicon detectors for the central tracker (forward part) S. Khabarov, A. Makankin, N. Zamiatin, ,
Huagen Xu IKP: T. Randriamalala, J. Ritman and T. Stockmanns
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
David Christian Fermilab October 18, 2016
HV-MAPS Designs and Results I
Adapting the via last Design
Design and fabrication of Endcap prototype sensors (petalet)
Phase shifter design for Macro Pixel ASIC
Flip-Flop Applications
Flip-Flop Applications
The digital read-out for the CSC system of the TOTEM experiment at LHC
Silicon tracker and sensor R&D for sPHENIX
The 3-D IT: The new challenge for ATLAS Pixel detectors
Test Beam Measurements october – november, 2016
SVT detector electronics
Simulation of signal in irradiated silicon detectors
The digital read-out for the CSC system of the TOTEM experiment at LHC
Pre-installation Tests of the LHCb Muon Chambers
SVT detector electronics
EGR 2131 Unit 12 Synchronous Sequential Circuits
The LHCb Front-end Electronics System Status and Future Development
Presentation transcript:

VICTR Vertically Integrated CMS TRacker Concept Demonstration ASIC Jim Hoff On Behalf of the Fermilab Pixel Development Group 3/18/2010 3D Consortium Meeting

Outline 1. VICTR Motivation 2. Electrical Design 3. Mechanical Design 4. Summary 3/18/2010 3D Consortium Meeting

VICTR’s Motivation is Increasing Luminosity At the expected SLHC Luminosities we are told to anticipate 200-400 int/25 ns crossing It goes without saying that All data cannot be read out at the 40MHz beam clock Standard L1 triggers for CMS will saturate Some sort of momentum-based track trigger could be used to identify particles with transverse momenta (Pt) above 2GeV identify particles with transverse momenta (Pt) above 15GeV Provide a Z resolution of ~1mm VICTR is a 3DIC piece of this momentum-based track trigger 1033 1035 1032 cm-2 s-1 1034 3/18/2010 3D Consortium Meeting

Double-Stack Concept f direction r direction Two detectors held a fixed distance of 1mm apart could be used to extract tracks caused by particles of Pt>2GeV because at a given distance “R” along the r direction, df/dr would be smaller than some definable amount. Therefore, a high Pt track would be defined on these two rigidly fixed sensors as a pair of coincident hits that are less than or equal to some fixed distance apart along the f direction. Two such coincident hits are referred to as a track stub. Also note that resolution in the z-direction (out of the page in this figure) is also important for multiple track separation. f direction r direction 3/18/2010 3D Consortium Meeting

2 Sensors: Short and Long Strips z direction r direction f direction The 2 sensors are strip detectors, with the strips in the z direction and the strip plane perpendicular to the r direction. The two strips detectors are held rigidly apart. Z resolution is necessary, but not on both planes. Therefore, one plane has long strips (5mm) and one plane has 5 short strips (1mm each). One long strip and one set of 5 short strips have the same f value. 3/18/2010 3D Consortium Meeting

Coincident Hits and Stub Formation Stubs are formed by coincident hits on the two different sensors. This diagram immediately brings to mind the idea of a 3D integrated implementation 3/18/2010 3D Consortium Meeting

Brainstorming: How might we do this in 3D? It is easy to see front end amplification, shaping and discrimination occurring separately on each tier for each silicon strip detector (long and short). Readout on each tier becomes superfluous. In fact, through the bond interface, we can communicate and generate the coincidences directly. Unfortunately, even with bump bonding this will not hold the sensors the requisite 1mm apart. We need an interposer. Long Strip ASD Short Strip ASD, data processing, and readout 3/18/2010 3D Consortium Meeting

Brainstorming: Adding the Interposer Clearly, this means that both tiers must be thinned Logic suggests that the short strips be connected directly to the 3D stack by DBI, simply because its 50um bond pitch is fairly stringent. This means that the long strips will be on the far side of the interposer connected by bump bonds. 3/18/2010 3D Consortium Meeting

Logic Diagram Logically, then, this is straightforward. For every strip set… One ASD sits in the top tier controlling the long strip. The output of its discriminator goes through the bond interface to the bottom tier. Five ASDs sit on the bottom tier, each controlling one of the short strips. Each discriminator output is latched for later output. The five short strip outputs are ORed together making one “bottom tier hit” signal. 3/18/2010 3D Consortium Meeting

Logic Diagram The top tier hit and bottom tier hit signals are ANDed together with a Schmidt Trigger based timing coincidence circuit. The result becomes the “coincidence hit” signal. FastOR signals exist flagging any hit on any long strip, any hit on any short strip and any coincidence hit in the chip. Each strip set produces 8 bits – 1 coincidence hit(C), 1 top hit(T), 5 bottom hits (B), and a sync bit (X) Output is serialized into one long 64x8=512 bit stream 3/18/2010 3D Consortium Meeting

More on the Logic Diagram We expect considerable increase in complexity as we move towards the final design. In particular, we anticipate the incorporation of neighbor hits into the coincidence detection circuitry. For the test beam, there are no fixed data rates. We are not required to meet the 25ns SLHC beam clock yet… 3/18/2010 3D Consortium Meeting

Single Bit Output Stream As stated previously, each strip set contributes 8-bits to the output stream – 1 coincidence bit, 1 long strip or phi hit, 5 short strip or Z hits, and a Sync Bit. These are concatenated serially and driven off the chip in order as shown below. Empty 1000000010000000100000001000000010000000… Single  hit in Strip set 1 1000001010000000100000001000000010000000… Z<2>- coincident hit in Strip set 2 1000000010000000100010111000000010000000… 3/18/2010 3D Consortium Meeting

Operating Modes This output format leads to 2 operating modes, triggered or continuous. Triggered Continuous 3/18/2010 3D Consortium Meeting

Consortium Cooperation In keeping with the front end requirements of the SLHC, we required ASD that responded in the requisite 25ns time period. We realized we needed an LHC-type front end and it would have been very nice if we could build on the work already done by Atlas. …so we called Jean Claude Clemens The we realized that the front ends needed to collect holes to work with our detectors. 3/18/2010 3D Consortium Meeting

Consortium Cooperation LBNL to the Rescue – Abder Mekkaoui and Julien Fleury volunteered to modify an existing FEI4 front end. The polarity was reversed The gain was changed Of course, it follows that our control DACs were provided by CPPM (J. C. Clemens, P. Pangaud, S. Godiot) 3/18/2010 3D Consortium Meeting

Final Layouts: Bump Bonding and DBI DBI Pads Bump Bond Pads Long Strip Tier Short Strip Tier 3/18/2010 3D Consortium Meeting

Final Layouts Long Strip Tier Short Strip Tier 3/18/2010 3D Consortium Meeting

Flip wafer, dice and place on short strip sensor wafer How will we build this? Flip wafer, dice and place on short strip sensor wafer Tezzaron Wafers 3/18/2010 3D Consortium Meeting

How will we build this? 4 The long strip sensors are bonded to the Interposer making a complete 3D device. 3 Bumps are placed on the long strip sensors 2 The Interposer is bump bonded to the 3DIC 1 Starting from the double thinned VICTR DBI bonded to the short strip sensors, bump bonds are added 3/18/2010 3D Consortium Meeting

Net Result Long Strip Sensor Interposer Interposer Via VICTR Chip Short Strip Sensor 3/18/2010 3D Consortium Meeting

Summary The logic and electronics on this design, while interesting are straightforward The real challenge of this design is mechanical. Can we really grind down both sides of a 3D stack? Will it adversely affect the analog performance of the front ends? Can we reliably develop the interposer? Can we fabricate this true 3D detector? 3/18/2010 3D Consortium Meeting

Background Slides 3/18/2010 3D Consortium Meeting

The Daisy Chain(s) There are 2 daisy chains on the chip 1 on the Phi (Long Strip) Tier, and 1 on the Z (Short Strip) Tier Each chain can be divided into sections The first section is the DAC section where voltage and current references are controlled. The second is in the pixels themselves, where kill, inject and fine tuning are controlled. The pixel section of the chain has one chain but multiple shadow register destinations. 3/18/2010 3D Consortium Meeting

Pad Structure Like the VIP2B and the test chips, VICTR uses the Double Pad Stack. The same electrical node is available regardless of whether the Left Tier or the Right Tier is physically on top. The pad locations in an inverted 3D stack are symmetrically flipped around the vertical axis compared to a normal 3D stack 3/18/2010 3D Consortium Meeting

Pad Structure 3/18/2010 3D Consortium Meeting

Phi (Long Strip) Tier Programming Interface A-to-D Converters 3/18/2010 3D Consortium Meeting

Z (Short Strip) Tier Readout Architectore Programming Interface A-to-D Converters LVDS Drivers 3/18/2010 3D Consortium Meeting

VICTR Motivation 3/18/2010 3D Consortium Meeting

Single Strip Readout Architecture 3/18/2010 3D Consortium Meeting

4 Serial Outputs 3/18/2010 3D Consortium Meeting