Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Board Design Gijs Schoonderbeek.

Slides:



Advertisements
Similar presentations
By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
Advertisements

NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
ESODAC Study for a new ESO Detector Array Controller.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Performed by: Uri Niv Hadas Preminger Instructor: Mony Orbach Cooperated with: Physics Dep. המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
Signal Processing for Aperture Arrays. AAVS1 256 antenna elements distributed over –4 stations –64 elements each.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
XNTD/SKAMP/LFD Correlator 4th RadioNet Engineering Forum Workshop Next Generation Correlators for Radio Astronomy and Geodesy June 2006, Groningen,
High Speed Digital System Lab Spring semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu Ohad Fundoianu.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
© ASTRON On the Fly LOFAR Station Correlator André W. Gunst.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
AAVS processing: Uniboard implementation. UNIBOARD Jive led FP7 project UniBoard, high integration density >> processing / m3
1 April 2009 NA62 DAQ meeting1 LKr calorimeter readout project H.Boterenbrood, A.Ceccucci, B.Hallgren, M.Piccini, H. Wendler.
Class-D Garage Band Amplifier Team: Aaron Danielson, Robert Mann, Randall Newcomb, Scott Russell Sponsor: Nigel Thompson.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Netherlands Institute for Radio Astronomy 1 CSP SKA-low correlator meeting, Dwingeloo, 24 – 27 November 2014 RadioNET3 WP8 RadioHDL: FPGA Firmware Development.
Guy Kenfack Bordeaux, October 2010 ADC & Uniboard in Nancay 1 ADC & Uniboard in Nançay - Part1 : Nancay ADC chip : 3GS/s Flash ADC in Bipolar.
UniBoard Progress Meeting, December 2009 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Progress Meeting, December 2009 Contract no
UniBoard Meeting, October 12-13th 2010 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Meeting, October th 2010 Contract no
The UniBoard a RadioNet FP7 Joint Research Activity Arpad Szomoru, JIVE.
Netherlands Institute for Radio Astronomy 1 APERTIF beamformer and correlator requirements Laurens Bakker.
Netherlands Institute for Radio Astronomy 1 Bits & Chips - Smart Systems, November 20th 2014 DSP & UniBoard Astron Hajee Pepping.
Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Square Kilometer Array Low Central.
Firmware development for the AM Board
Work on Muon System TDR - in progress Word -> Latex ?
The Data Handling Hybrid
IAPP - FTK workshop – Pisa march, 2013
Test Boards Design for LTDB
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
Pulsar 2b AMchip05-based Pattern Recognition Mezzanine
Mid Frequency Aperture Arrays
AMC13 Status Report AMC13 Update.
Production Firmware - status Components TOTFED - status
Data Handling Processor v0.1 First Test Results
The UniBoard Generic Hardware for Radio Astronomy Signal Processing
The UniBoard A RadioNet FP7 Joint Research Activity, 9 partners
AM system Status & Racks/crates issues
Iwaki System Readout Board User’s Guide
Signal Processing for Aperture Arrays
Full Custom Associative Memory Core
System On Chip.
ROACH3 Introduction Alec Rust SKA-SA 1 1.
The Train Builder Data Acquisition System for the European-XFEL
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
The University of Chicago
Test Slab Status CALICE ECAL test slab: what is it all about?
MicroTCA Common Platform For CMS Working Group
JIVE UniBoard Correlator (JUC) Firmware
UniBoard2 applied in the Square Kilometer Array
Sheng-Li Liu, James Pinfold. University of Alberta
Development of the Data Handling Processor DHP
14-BIT Custom ADC Board JParc-K Collaboration Meeting
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
5 Gsps ADC Developement and Future Collaboration
NA61 - Single Computer DAQ !
FEE Electronics progress
The Uniboard  FPGA Processing for Astronomy
Realizing an universal digital processing platform
Observed CE/RE Failures in the Display Product CE(Conducted Emission )
sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers
DATA COLLECTION MODULE II (DCM II) Stratix III
Presentation transcript:

Netherlands Institute for Radio Astronomy 1 ASTRON is part of the Netherlands Organisation for Scientific Research (NWO) Board Design Gijs Schoonderbeek Sjouke Zwier

2 Contents  Signal Processing Flow  Starting Points for Board Design  Design Issues  Conclusion

3 Signal Processing Flow Data Path

4 Types of Processing  Input processing  filterbank  digital receiver  Output processing:  beamformer  correlator  pulsar processing  Architecture uses:  independency of subbands  independency of beams

5 Starting Points for Board Design  Standalone and modular board  Standard Interfaces (10GbE)  Direct ADC-interface  1 Second of data storage/buffer (FIFO)

6 UniBoard Top View

7 UniBoard Design (1) 2x 16 bit LVDS 4x 10 Gbps INOUT

8 UniBoard Design (1) 2x 16 bit LVDS 4x 10 Gbps INOUT

9 Layer build up for 10 layer (left), 12 layer (mid) and 14 layer (right) 2.4mm PCB. UniBoard Design (2)

10 Board Layout for SPF+ UniBoard Design (3)

11 UniBoard Design (4)  Power Power Supply Block Diagram

12 UniBoard Design (5) Power eachNumberTotal FPGA (8 FPGA’s)20 W8160 W Interfaces (8 interfaces)2.5 W820 W Memory (4 modules)4 W416 W Power supply20%140 W Total Power236 W Total Power Estimation Summarized

13 UniBoard Design (6)  In and Output Interfaces Block diagram optical interface

14 UniBoard Design (7) UNIBOARD Physical Dimensions size H x D x T 9HE (366.7) x 280 x 2.4mm Board setup 2 x SODIMM_DD3 Back side (8GB) FAN Cooling QDRII+ 2 x 36MBit

15 Challenges  Ramp up to 400 MHz clock speed  More FPGAs (8) on one board  Use of FPGA transceivers  High-speed PCB design  Power consumption  Routing of data packets  On board memory/bandwidth constraints

16 Conclusion  Full 9HE board  Uniboard can be used in both directions  Uniboard standard serial SFP+ 10GbE interfaces on input  DDR3 memory for storage / buffering