Developing a Versatile Platform for Nanoscale Materials Characterization Julia Bobak, Daniel Collins, Fatemeh Soltani, David W. Steuerman Department of.

Slides:



Advertisements
Similar presentations
(and briefly, Electrodeposition)
Advertisements

Single Electron Devices Single-electron Transistors
Electrical transport and charge detection in nanoscale phosphorus-in-silicon islands Fay Hudson, Andrew Ferguson, Victor Chan, Changyi Yang, David Jamieson,
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
Graphene & Nanowires: Applications Kevin Babb & Petar Petrov Physics 141A Presentation March 5, 2013.
M S El Bana 1, 2* and S J Bending 1 1 Department of Physics, University of Bath, Claverton Down, Bath BA2 7AY, UK 2 Department of Physics, Ain Shams University,
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Techniques of Synthesizing Wafer-scale Graphene Zhaofu ZHANG
Development of Scanning Probe Lithography (SPL)
Optics on Graphene. Gate-Variable Optical Transitions in Graphene Feng Wang, Yuanbo Zhang, Chuanshan Tian, Caglar Girit, Alex Zettl, Michael Crommie,
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Radius of Curvature: 900 micron Fig. 1 a.) Snell’s Law b.) Total Internal Reflection a. b. Modeling & Fabrication of Ridge Waveguides and their Comparison.
Selectively Grown Silicon Nano-Wires for Transistor Devices Abstract The goal of this project is to fabricate a transistor device using silicon nano-wires.
Fig 10: I-V characteristics of Au/PDNC/Al/Au junction. This shows that the molecule has rectification towards the positive bias. Current (A) M I A M I.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
Steve Cronin University of Southern California Electrical Engineering - Electrophysics Optical and Electronic Measurements of Individual Carbon Nanotubes.
NANOSCALE LITHOGRAPHY MICHAEL JOHNSTON 4/13/2015.
Current Research Bioelectronics Hybrid molecular/non-molecular, organic/inorganic Materials & Interfaces ALTERNATIVE ENERGY David Cahen 11/’12.
McGill Nanotools Microfabrication Processes
PREPARATION OF ZnO NANOWIRES BY ELECTROCHEMICAL DEPOSITION
Optical Characterization of GaN-based Nanowires : From Nanometric Scale to Light Emitting Devices A-L. Bavencove*, E. Pougeoise, J. Garcia, P. Gilet, F.
 Graphene: Exfoliation: Graphite flakes obtained from Asbury Carbons, Inc. are placed on clear tape in close proximity. Once applied to the tape, repeated.
Spin Dependent Transport Properties of Magnetic Nanostructures Amédée d’Aboville, with Dr. J. Philip, Dr. S. Kang, with Dr. J. Philip, Dr. S. Kang, J.
Gavin W Morley Department of Physics University of Warwick Diamond Science & Technology Centre for Doctoral Training, MSc course Module 2 – Properties.
Nanotechnology The biggest science and engineering initiative since the Apollo program.
Microwave Assisted ZnO Nanorod Growth for Biosensing This material is based upon work supported by the National Science Foundation.
UNIVERSITY OF NOTRE DAME Origin of Coulomb Blockade Oscillations in Single-Electron Transistors Fabricated with Granulated Cr/Cr 2 O 3 Resistive Microstrips.
1 um We seek to understand the electrical and optical properties of single organic semiconducting molecules contacted on either end by metal electrodes.
Proximity Effect in Electron Beam Lithography
Self-assembly Nanostructure and Lithography
VCI2010 Photonic Crystals: A Novel Approach to Enhance the Light Output of Scintillation Based Detectors 11/19/2015 Arno KNAPITSCH a, Etiennette AUFFRAY.
Top-Down Meets Bottom-Up: Dip-Pen Nanolithography and DNA-Directed Assembly of Nanoscale Electrical Circuits Student: Xu Zhang Chad A. Mirkin et al. Small.
Budapest University of Technology and Economics Department of Electron Devices Solution of the 1 st mid-term test 20 October 2009.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Lithography in the Top Down Method New Concepts Lithography In the Top-Down Process New Concepts Learning Objectives –To identify issues in current photolithography.
2. Design Determine grating coupler period from theory: Determine grating coupler period from theory: Determine photonic crystal lattice type and dimensions.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
CMOS VLSI Fabrication.
Shadow Nanosphere Lithography Peter J. Shin Department of Bioengineering.
Carbon Nanotube Device Fabrication John Gerling EE 235 Introduction to Nanofabrication
Chieh Chang EE 235 – Presentation IMarch 20, 2007 Nanoimprint Lithography for Hybrid Plastic Electronics Michael C. McAlpine, Robin S. Friedman, and Charles.
Speaker: Shiuan-Li Lin Advisor : Sheng-Lung Huang
Raman Aggarwal NPRE 498. What is Graphene.....? Single thin layer of pure Carbon Hexagonal Honeycomb Lattice Bond Length of nanometer Interplanar.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Microwave Properties of Magnetic Nanowire Arrays Acknowledgments This work was supported by the National Science Foundation, through Grant No. ECCS
Fatemeh (Samira) Soltani University of Victoria June 11 th
Stacking of Quasi 2D Transition Metal Dichalcogenides
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Prof. Jang-Ung Park (박장웅)
Single-molecule transistors: many-body physics and possible applications Douglas Natelson, Rice University, DMR (a) Transistors are semiconductor.
Manufacturing Process I
Riphah International University, Lahore
UV-Curved Nano Imprint Lithography
X-Ray Photoelectron Spectroscopy of MgO on Graphene
Chapter 1 & Chapter 3.
Electrical and Magneto-Transport Properties of Reduced Graphene Oxide Thin Films Kartik Ghosh Department of Physics Astronomy and Materials Science.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Top-down and Bottom-up Processes
Search for Superconductivity with Nanodevices
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Manufacturing Process I
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Nanocharacterization (III)
Manufacturing Process I
CSE 87 Fall 2007 Chips and Chip Making
Fig. 2 Materials and designs for bioresorbable PC microcavity-based pressure and temperature sensors. Materials and designs for bioresorbable PC microcavity-based.
Presentation transcript:

Developing a Versatile Platform for Nanoscale Materials Characterization Julia Bobak, Daniel Collins, Fatemeh Soltani, David W. Steuerman Department of Chemistry, University of Victoria, 2010 Device Fabrication Lithography Electrical Characterization PMMA Glass spin coating 100nm Cr Glass exposure Glass developing PMMA Glass etching PMMA Glass washing PMMA Glass E-Beam AZ5214 Si spin coatingexposure developing etchingdeposition Mask 300nm SiO 2 Si UV Si AZ5214 Si AZ5214 Si 50nm Au 20nm Ti AZ5214 Optical E-Beam and Optical Lithography Optical Feature size limited by the wavelength of UV light – used for microscale structures High throughput – all features are defined in parallel Requires an optical mask to generate the pattern Relatively inexpensive and rapid E-Beam Feature size primarily dependent on the size of the beam of electrons – nanoscale structures (~50 nm) Low throughput – each spot on a feature is exposed to the beam one-at-a-time in series Pattern written directly using the beam of electrons Can be extremely expensive References: 1.Geim, A.K. and Novoselov, K.S. Nat. Mater. 2007, 6, Geim, A.K. and Kim, P. Sci. Am. 2008, 298, Novoselov, K.S. Science, 2004, 306, Ferrari, A.C. et al. PRL, 2006, 97, Transport measurements are conducted by applying a voltage (V) through the “Source” electrode and measuring the resultant current (I) through the “Drain” electrode. If a plot of current versus voltage (termed an I-V curve) is linear then the material obeys Ohm’s Law: where R is the resistance of the material. A field effect transistor (FET) relies on an applied field to alter the conductivity of (to dope) a semi- conductor, in this case graphene. This is achieved by applying a second voltage (the gate voltage) to the backside of the substrate. Source Drain A V (100) Si-Boron doped P ohm-cm 300 nm thermal SiO 2 Gate V Graphene V = IR Acknowledgments: Jon Rudge, Uvic Nanofabrication Adam Schuetze, Uvic Advanced Microscopy Facility NSERC Canadian Foundation for Innovation BC Knowledge Development Fund graphene FWHM: 40.8 cm -1 Peak: cm -1 FWHM: 72.1 cm -1 Peak: cm -1 FWHM: 50.4 cm -1 Peak: cm -1 Graphene is a single layer of sp 2 -hybridized carbon atoms packed into a honeycomb crystal lattice. It exhibits high crystal and electronic quality making it an exciting new material for future electronics. In its pure form, it conducts electrons faster at room temperature than any other known substance. As a result, research is currently being conducted towards the use of graphene in a variety of applications such as super- tough composites, smart displays, ultra-fast transistors and quantum-dot computers. In order to further characterize the electronic properties of this novel material, a reliable platform for the fabrication of graphene devices is crucial. Conclusions An optical mask was designed using Raith software, written by electron beam lithography and etched out of a chromium-coated glass substrate. The mask was then used for optical lithography in order to generate the desired pattern in gold on a thermally oxidized silicon substrate. Graphene was deposited on the pre-patterned substrate by micro-mechanical cleavage. Raman spectroscopy was used to identify the most promising single layer graphene candidates. Single layer graphene is identifiable by (a) a small full width at half maximum (FWHM), (b) a single Lorentzian curve fit and (c) the peak centre being shifted to lower frequency (~2650 cm -1 using a 633nm excitation source). Electron beam lithography was used a second time to write small wires connecting the graphene samples to the contact pads. Characterization was then carried out using scanning electron microscopy (SEM) and transport measurements. Introduction 10 μm 7.5 mm Bilayer Graphene Graphite I-V Curve of Graphene Device Monolayer Graphene We have concluded that our alignment and wiring protocol is capable of patterning 500nm-sized features with 500nm alignment accuracy. Furthermore, this methodology has been successfully employed in the fabrication of high-quality graphene devices. Future work will focus on graphene FET measurements and the interactions of graphene and molecules. Long term goals include tuning the electronic properties of graphene with molecules to optimize more complex devices such as photovoltaics or light-emitting diodes. Resistance = 107.9kΩ