Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP 2610 1.

Slides:



Advertisements
Similar presentations
Machine cycle.
Advertisements

Computer Science 210 Computer Organization Clocks and Memory Elements.
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and.
1 Fundamentals of Computer Science Sequential Circuits.
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.
Circuits require memory to store intermediate data
Lecture 22: Sequential Circuits Today’s topic –Clocks and sequential circuits –Finite state machines 1.
Chapter 3 Digital Logic Structures
Chapter 3 Digital Logic Structures. 3-2 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000):
Overview Finite State Machines - Sequential circuits with inputs and outputs State Diagrams - An abstraction tool to visualize and analyze sequential circuits.
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic Combinational logic elements and design (DeMorgan’s Law)
Chapter 7. Register Transfer and Computer Operations
Overview Logic Combinational Logic Sequential Logic Storage Devices SR Flip-Flops D Flip Flops JK Flip Flops Registers Addressing Computer Memory.
Overview Finite State Machines - Sequential circuits with inputs and outputs State Diagrams - An abstraction tool to visualize and analyze sequential circuits.
Overview The von Neumann Machine - the programmable digital computer Introducing the LC-3 Computer - A “toy” computer for us to learn from Computer machine.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Wael Qassas/AABU 3-2.
State Machines Used to Design Sequential Circuits.
1 Lecture 14: FSM and Basic CPU Design Today’s topics:  Finite state machines  Single-cycle CPU Reminder: midterm on Tue 10/24  will cover Chapters.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Transistor: Building.
Overview Finite State Machines
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic CMOS logic elements Combinational logic elements and design.
Lecture 21 Overview Counters Sequential logic design.
State Machine Design State Machine Design Digital Electronics
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP
Computer Science 210 Computer Organization The von Neumann Architecture.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Basic Logic Gates.
Quiz What are the results of the following 4-bit bitwise logical operations? NOT OR NOR AND
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
The von Neumann Model – Chapter 4
Introduction to Computer Engineering ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin.
Introduction to Sequential Logic Design Finite State-Machine Design.
Lec 3bSystems Architecture1 Systems Architecture Lecture 3b: Review of Sequential Logic Circuits Jeremy R. Johnson Anatole D. Ruslanov William M. Mongan.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Complete Example.
Chapter 3 Digital Logic Structures. 3-2 Combinational vs. Sequential Combinational Circuit always gives the same output for a given set of inputs  ex:
CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.
Chapter 3 Digital Logic Structures
PART 3 Digital Logic 1.Logic Gates 2.Logic Circuits 3.Memory 4.Sequential Circuits 5.LC-3 Data Path.
DLD Lecture 26 Finite State Machine Design Procedure.
Introduction to Computer Engineering CS/ECE 252, Spring 2012 Prof. Karu Sankaralingam Computer Sciences Department University of Wisconsin – Madison.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Introduction to Computer Engineering CS/ECE 252, Fall 2007 Prof. David A. Wood Computer Sciences Department University of Wisconsin – Madison.
Logic Design / Processor and Control Units Tony Diep.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Transistor: Building.

Hardwired Control Department of Computer Engineering, M.S.P.V.L Polytechnic College, Pavoorchatram. A Presentation On.
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
Finite State Machine. Clock Clock cycle Sequential circuit Digital logic systems can be classified as combinational or sequential. – Combinational circuits.
Digital Logic Structures. Transistor: The Digital Building Block Microprocessors contain LOTS of transistors –Intel Pentium 4 (2000): 48 million –IBM.
1 Lecture 13: Sequential Circuits, FSM Today’s topics:  Sequential circuits  Finite state machines  Single-cycle CPU Reminder: midterm on Tue 10/20.
Computer Science 210 Computer Organization
Computer Science 210 Computer Organization
Introduction to Computer Engineering
Dr. Clincy Professor of CS
Computer Science 210 Computer Organization
Simple Processor Control Unit
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
Jeremy R. Johnson Mon. Apr. 3, 2000
Computer Science 210 Computer Organization
Computer Science 210 Computer Organization
Introduction to Computer Engineering
Digital Logic Structures Logic gates & Boolean logic
Chapter 3 Digital Logic Structures
Lecture 13: Sequential Circuits, FSM
Chapter 3 Digital Logic Structures An Hong 2016 Fall
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Systems Architecture I
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Presentation transcript:

Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP

Finite State Machines The behavior of a system can be best understood by a finite state machine It has 5 elements: 1. Finite number of states 2. Finite number of external inputs 3. Finite number of external outputs 4. Explicit specification of all state transitions 5. Explicit specification of what determines each external output value

State Diagram A finite state machine can be represented by a state diagram like we used last time We draw circles to represent states The connections with arrows show the possible transitions between each state

State Diagram The term arc is used for the arrow The arrow tells where the state is coming from and going to The destination state is the one with the arrow

State Diagram We refer to the state the system is coming from as the current state The state it is going to, is called the next state

State Diagram

The Clock One important property that we have not discussed is the mechanism to trigger a transition This circuit is commonly done by a clock circuit

The Clock The clock circuit or clock, is a signal whose value oscillates from 0 to 1 and back again The transition from one state to another occurs at the start of a clock cycle

The Clock “1” “0” time  One Cycle

Implementing Finite State Machines Combinational logic – Determine outputs and next state. Storage elements – Maintain state representation.

Implementing Finite State Machines State Machine Combinational Logic Circuit Storage Elements InputsOutputs Clock

Master-Slave Flip-flop During 1 st phase (clock=1), previously-computed state becomes current state and is sent to the logic circuit. During 2 nd phase (clock=0), next state, computed by logic circuit, is stored in Latch A.

Master-Slave Flip-flop Each master-slave flipflop stores one state bit. The number of storage elements (flipflops) needed is determined by the number of states (and the representation of each state).

Sign Example A blinking traffic sign – No lights on – 1 & 2 on – 1, 2, 3, & 4 on – 1, 2, 3, 4, & 5 on – (repeat as long as switch is turned on)

Sign Example DANGER MOVE RIGHT

Sign Example State bit S 1 State bit S 0 Switch on Switch off Outputs

Sign Example Outputs (depend only on state: S 1 S 0 ) S1S1 S0S0 ZYX Lights 1 and 2 Lights 3 and 4 Light 5 Next State: S 1 ’S 0 ’ (depend on state and input) InS1S1 S0S0 S1’S1’S0’S0’ 0XX Switch Whenever In=0, next state is 00.

Sign Example Master-slave flipflop

From Logic to Data Path The data path of a computer is all the logic used to process information. – See the data path of the LC-3 on next slide. Combinational Logic – Decoders -- convert instructions into control signals – Multiplexers -- select inputs and outputs – ALU (Arithmetic and Logic Unit) -- operations on data Sequential Logic – State machine -- coordinate control signals and data movement – Registers and latches -- storage elements

LC-3 Data Path Combinational Logic State Machine Storage