발표자 : 이재신 발표 일시 : 2003. 12. 29. Chapter 2 Hardware Fundamentals for the Software Engineer The embedded-systems software engineer must often understand.

Slides:



Advertisements
Similar presentations
Chapter 5 Internal Memory
Advertisements

Memory Section 7.2. Types of Memories Definitions – Write: store new information into memory – Read: transfer stored information out of memory Random-Access.
Programmable Logic PAL, PLA.
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
H. Huang Transparency No.5-1 The 68HC11 Microcontroller Chapter 5: Operation Modes and Memory Expansion The 68HC11 Microcontroller Han-Way Huang Minnesota.
D75P 34 – HNC Computer Architecture Week 10 Computer Memory. © C Nyssen/Aberdeen College 2003 All images © C Nyssen/Aberdeen College except where stated.
These slides incorporate figures from Digital Design Principles and Practices, third edition, by John F. Wakerly, Copyright 2000, and are used by permission.
LOGIC GATES ADDERS FLIP-FLOPS REGISTERS Digital Electronics Mark Neil - Microprocessor Course 1.
Department of Computer Engineering
What is memory? Memory is used to store information within a computer, either programs or data. Programs and data cannot be used directly from a disk or.
ENGIN112 L30: Random Access Memory November 14, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 30 Random Access Memory (RAM)
Chapter 10. Memory, CPLDs, and FPGAs
Registers –Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Static Memory Outline –Types of Static Memory –Static RAM –Battery Backup –EPROM –Flash Memory –EEPROM Goal –Understand types of static memory –Understand.
CS 151 Digital Systems Design Lecture 30 Random Access Memory (RAM)
Computer Organization Prepared by:Anh Q. Vu Course:CS-147 Professor:Sin-Min Lee Date:Summer
Chapter 5 Internal Memory
Memory Devices Wen-Hung Liao, Ph.D..
IT Systems Memory EN230-1 Justin Champion C208 –
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
1 EE365 Read-only memories Static read/write memories Dynamic read/write memories.
Basic Computer Organization CH-4 Richard Gomez 6/14/01 Computer Science Quote: John Von Neumann If people do not believe that mathematics is simple, it.
Logic Device and Memory. Tri-state Devices Tri-state logic devices have three states: logic 1, logic 0, and high impedance. A tri-state device has three.
Memory. When we receive some instruction or information we retain them in our memory. Similarly a computer stores the instructions for solving a problem,
1 The 8051 Microcontroller and Embedded Systems CHAPTER INTERFACING TO EXTERNAL MEMORY.
EE 261 – Introduction to Logic Circuits Module #8 Page 1 EE 261 – Introduction to Logic Circuits Module #8 – Programmable Logic & Memory Topics A.Programmable.
Khaled A. Al-Utaibi Memory Devices Khaled A. Al-Utaibi
Memory Hierarchy.
Memory Main memory consists of a number of storage locations, each of which is identified by a unique address The ability of the CPU to identify each location.
Faculty of Information Technology Department of Computer Science Computer Organization and Assembly Language Chapter 5 Internal Memory.
Introduction to Computing: Lecture 4
Random access memory.
Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.
COMP3221: Microprocessors and Embedded Systems
TEJ3M Teacher: Ms. Luce Name: Alex H. Date: February 18th 2010
© Banff and Buchan College 2007 DH2T 34 Computer Architecture 1 LO2 Lesson One Memory.
Memory /27/081ECE Lecture 13 Memory 2.
Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Latches and flip-flops. n RAMs and ROMs.
Chapter 8 Memory Interface
Memory and Storage Dr. Rebhi S. Baraka
Computer Architecture CST 250 MEMORY ARCHITECTURE Prepared by:Omar Hirzallah.
Memory Interface A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
Internal Memory.
Digital Design: Principles and Practices
 Seattle Pacific University EE Logic System DesignMemory-1 Memories Memories store large amounts of digital data Each bit represented by a single.
Memory and Register. Memory terminology read/write operation volotile/non volatile determine the capacity from input and output timing requirements of.
Microprocessor Fundamentals Week 3 Mount Druitt College of TAFE Dept. Electrical Engineering 2007.
Computer Architecture Lecture 24 Fasih ur Rehman.
Computer Organization. The digital computer is a digital system that performs various computational tasks Digital computer use binary number system which.
Microprocessor Fundamentals Week 3 Mount Druitt College of TAFE Dept. Electrical Engineering 2008.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
STATUS REGISTER  It is a group of flip-flops. But it is not used to store data.  Each bit in the status register is used to indicate a particular condition.
Memory Systems 3/17/ Memory Classes Main Memory Invariably comprises solid state semiconductor devices Interfaces directly with the three bus architecture.
3/19/  Differentiate the class of memory  List the type of main memory  Explain memory architecture and operation  Draw memory map  Design.
Objectives : At the end of this lesson, students should be able to : i.Identify the types of memory chip and their functions. ii.Define the difference.
Computer Architecture Chapter (5): Internal Memory
AHMEDABAD INSTITUTE OF TECHNOLOGY
PCs ENVIRONMENT and PERIPHERALS Lecture 3. operating system and other system software that control the usage of the computer equipment application programs.
Chapter 5 - Internal Memory 5.1 Semiconductor Main Memory 5.2 Error Correction 5.3 Advanced DRAM Organization.
Chapter 2 content Basic organization of computer What is motherboard
Internal Memory.
introduction to computer
Electronics Technology
TOPIC : Memory Classification
Embedded System Development Lecture 2 1/17/2007
MICROPROCESSOR MEMORY ORGANIZATION
Presentation transcript:

발표자 : 이재신 발표 일시 :

Chapter 2 Hardware Fundamentals for the Software Engineer The embedded-systems software engineer must often understand the hardware in order to write correct software; must install the software on the hardware; must sometimes figure out whether a problem is caused by a software bug or by something wrong in the hardware; may even be responsible for reading the hardware schematic diagram and suggesting corrections

Contents 2.1 Terminology 2.2 Gates 2.3 A Few Other Basic Considerations. 2.4 Timing Diagrams 2.5 Memory

2.1 Terminology Most digital electronic circuits today are built with semiconductor parts called chips

PCB - Printed circuit board Schematic diagram - Drawing that show each part needed in the circuit and the interconnections needed among them Most digital circuits use just two voltages - 0 volts : “low”, “GND”, “VSS” (MOS) - Either 3 volts or 5 volts : “high”, “VCC”, “VDD” (MOS) Most digital circuit contains many signals whose purposes are to indicate various conditions - “get data from this memory chip” 2.1 Terminology (cont)

Assign a name to each signal in the circuit - Data signal : D0, D1, D2 - Address signal : A0, A1, A2 - “read from memory now” : MEMREAD Active low : MEMREAD*, MEMREAD, MEMREAD/ Input : Sense the voltage level Output : Control the voltage level → drive the signal Flouting : No part on the circuit is driving a signal Bus fight : One output part tries to drive one way and the other tries to drive the other 2.1 Terminology (cont)

2.2 Gates  Inverters, AND Gates, and OR Gates AND Gate ( Input 1 · Input 2 = Output) Input 1Input 2Output High Low HighLow

OR Gate ( Input 1 + Input 2 = Output) XOR Gate ( Input 1 Input 2 = Output) Input 1Input 2Output High Low HighLowHigh LowHigh Low Input 1Input 2Output High LowHigh LowHigh Low 2.2 Gates (cont)

 The Bubble Used to indicate that an input or an output is inverted Inverter ( Input = Output) 2.2 Gates (cont)

NAND Gate ( (Input 1 · Input 2) = Output) OR Gate with Negated Input ( Input 1 + Input 2 = Output) 2.2 Gates (cont) Input 1Input 2Output High Low HighLowHigh LowHigh Low High Input 1Input 2Output High Low HighLowHigh LowHigh Low High

Another Inverter ( Input = Output) Another Circuit 2.2 Gates (cont)

2.3 A Few Other Basic Considerations  Power and Decoupling Each chip in any circuit has a power pin (VCC) and a ground pin (GND) but usually do not appear an circuit schematic For example, 7400 has 14 pins, of which 2 are VCC and ground pins, and remaining 12 pins are 12 input/output signals

2.3 A Few Other Basic Considerations (cont) Decoupling capacitor - Decoupling capacitor is connected between VCC and ground pin, thus preventing momentary voltage drop

 Open collector and tri-stating Outputs Open collector - If A and B are "1“ : output is actively pulled low - If one gate is low, the other high : then low wins if both gates are "1“ - the output floats, pulled high by resistor +5 V F AB 0 V Open-collector NAND gate Pull-up resistor 2.3 A Few Other Basic Considerations (cont)

Tri-stating output - To prevent the signal floating when none of drivers drive, a pull-up or a pull- down register is used.

2.3 A Few Other Basic Considerations (cont)  Floating signal (or Multiply Driven Signals) Bus fight will occur if more than one signals are asserted. To prevent this, either software or hardware engineer must guarantee ensure

2.3 A Few Other Basic Considerations (cont)  Signal Loading The loading problem occurs when the required output currents exceed the current that one gate can provide

2.3 A Few Other Basic Considerations (cont) Common solution to the loading problem is to add an additional part, called a driver, whose output is the same as its input

2.3 A Few Other Basic Considerations (cont)

2.4 Timing Diagrams A timing diagram is a graph that shows the passage of time on the horizontal axis and shows input/output signals changing Propagation Delay is the amount of time elapses between when the inputs change and the output changes

2.4 Timing Diagrams (cont)  D-Flip-Flops Rising Edge, Falling Edge The Q output on the D flip-flop takes on the value of D input at CLK’s rising edge A D flip-flop is essentially a 1-bit memory

2.4 Timing Diagrams (cont)  Hold Time and Setup Time Setup Time : Time before rising edge during which D input must remain constant. Hold Time : Time after rising edge during which D input must remain constant. Clock-to-Q Time : Maximum amount of time after rising edge before the Q output is guaranteed to be valid.

2.4 Timing Diagrams (cont)

 Clocks An oscillator is a part that generate a clock signal all by itself A crystal has just two signal connections, and you must build a little circuit around it to get a clock signal out

2.5 Memory  Read-Only Memory (ROM) “8 x 512 KB 70 nanosecond memory” is one that has 512 KB storage locations of 8 bits each that can respond to request for data within 70 nanoseconds. Address signals, Data signals CE/(chip enable) or CS/ (chip select) RE/(read enable) or OE/(output enable)

2.5 Memory (cont)

 ROM Variants Masked ROM - The data is written at the factory and cannot be changed later. PROM (Programmable ROM) - PROMs are shipped blank from the factory, and you can write a program into them with PROM programmer or PROM burner. You can only write once. EPROM (Erasable PROM) - EPROMs are like PROMs, except that you can erase them and reuse them. Ultraviolet light is used to erase EPROMs.

2.5 Memory (cont) Flash memory - Flash is similar to PROMs, except that they can be erased and rewritten by presenting certain signals to their inputs. - The number of writes are limited to a few tens of thousand. - The write is carried out by a block unit, like 256 bytes or 4K bytes. - Writing is very slow, on the order of milliseconds. - During writing, it is not allowed to fetch instructions from flash. EEROM, EEPROM - Electrically Erasable PROM is very similar to Flash, except that - Both the writing and reading are very slow - EEROMs often store only a very little data, often less than 1 K or so - Write operations are limited on the order of millions of times, so in many applications the limit doesn’t matter.

2.5 Memory (cont)  Random Access Memory (RAM) Microprocessor can read data from the RAM quickly, faster even than from ROM Microprocessor can write data to the RAM quickly, erasing the old data in the RAM RAM forgets its data if the power is turned off SRAM remembers its data without any assistance from other parts of the circuit DRAM is required to be read periodically, performed by DRAM refresh DRAM is cheaper than SRAM