Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.

Slides:

Advertisements

Similar presentations

Functions of Combinational Logic

Advertisements

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.

Encoders Three-state devices Multiplexers

Assignments The submission has to be by the end of this week Write your full name and the group number on the answer sheet.

Princess Sumaya University

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.

Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,

Multiplexer as a Universal Function Generator Lecture L6.7 Section 6.2.

Speical purpose Encoders/Comparators

System Digital Encoder, Decoder, and Contoh Penerapanya.

Code Converters, Multiplexers and Demultiplexers

ECE 301 – Digital Electronics Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.

MSI Logic Circuits Wen-Hung Liao, Ph.D.. Objectives Analyze and use decoders and encoders in various types of circuit applications. Compare the advantages.

Combinational Logic Building Blocks

COMBINATIONAL CIRCUITS USING TTL 74XX ICS

Digital Logic Design Lecture 19. Announcements Homework 6 due Thursday 11/6 Recitation quiz on Monday, 11/10 – Will cover material from lectures 18,19,20.

Electronics Technology Seven-Segment Displays

Lecture 13 Problems (Mano)

 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.

Combinational Functional Devices

Lecture No. 14 Combinational Functional Devices svbitec.wordpress.com.

Combinational Logic Chapter 4.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.

ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.

Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.

Combinational Logic Design

Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.

9 MSI Logic Circuits Some of digital system operations: Decoding and encoding; multiplexing; demultiplexing; comparison; code converting; data busing.

A little bit of exercise.. ;). Exercise Given to you are some binary to decimal examples : Given to you are some binary to decimal examples : Tens Units.

MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.

Functions of Combinational Logic

Combinational Logic By Taweesak Reungpeerakul

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.

1 Combinational Logic Design Digital Computer Logic Kashif Bashir

Functions of Combinational Logic By Taweesak Reungpeerakul

ECE 331 – Digital System Design Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.

CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’

Computing Machinery Chapter 3: Combinational Circuits.

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.

MSI Combinational logic circuits

Digital Design Lecture 8 Combinatorial Logic (Continued)

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.

Lecture No. 29 Sequential Logic.

Decoder. 2 ABC 3:8 dec O0O0 O1O1 O2O2 A B C Enb S2S2 S1S1 S0S0 O3O3 O4O4 O5O5 O6O6 O7O7 EABC O0O0 O1O1 O2O2 O3O3 O4O4 O5O5 O6O6 O7O7 0XXX

Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.

ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)

Decoder Chapter 12 Subject: Digital System Year: 2009.

CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.

Lecture No. 14 Combinational Functional Devices. Digital Logic &Design Dr. Waseem Ikram Lecture 14.

Combinational Circuits

Part 4 Combinational Logic.

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.

FIGURE 4.1 Block diagram of combinational circuit

Digital Logic & Design Dr. Waseem Ikram Lecture No. 16.

Programmable Logic Devices

Combinational Functional Devices

Multiplexers Anindya IE CSE.

Digital System Design Combinational Logic

LOGIC Circuits.

Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer

Presentation transcript:

Lecture No. 18 Combinational Functional Devices

Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS functions BCD to 7 Segment Decoder BCD to 7 Segment Decoder MSI BCD to 7 Segment Decoder MSI BCD to 7 Segment Decoder BCD to Decimal Decoder BCD to Decimal Decoder

Recap Encoder Encoder –Binary Encoder –Priority Encoder –Cascading Encoders –Decimal to BCD Encoder (keypad) Multiplexer Multiplexer –4-to-1 Multiplexer –Dual 4-to-1 Multiplexer

Multiplexer 2-Input 4-bit Mux (tab 1 fig 1) 2-Input 4-bit Mux (tab 1 fig 1) Expanding Mux Expanding Mux –8-input Mux 74X153 (tab 2 fig 2) –16-input Mux 74X153 (tab 3 fig 3) –2-input 8-bit Mux (fig 4)

MUX Applications Data Routing Data Routing –2-Digit Decimal Display circuit (fig 5) –Common Cathode/Anode Displays (fig 6) –2-Digit Mux based Display circuit (fig 7) Parallel to Serial (fig 8) Parallel to Serial (fig 8) Function Generators (fig 9) Function Generators (fig 9) Operation Sequencing (fig 10) Operation Sequencing (fig 10)