©2010 Cengage Learning SLIDES FOR CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use.

Slides:



Advertisements
Similar presentations
Modular Combinational Logic
Advertisements

Digital Circuits.
Combinational Circuits
Combinational Circuits
Functions and Functional Blocks
Chapter 2 Logic Circuits.
Combinational Circuits. Analysis Diagram Designing Combinational Circuits In general we have to do following steps: 1. Problem description 2. Input/output.
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
CK Cheng Tuesday 10/2/02 CS 140 Lecture 2. Part I. Combinational Logic I) Specification –a. Language –b. Truth Table –c. Boolean Algebra –d. Incompletely.
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 3-1 Chapter #2: Two-Level Combinational Logic Section 2.1, Logic Functions.
Canonical Forms and Logic Miniminization
CSCE 211: Digital Logic Design
CS 105 Digital Logic Design
Chapter 2: Boolean Algebra and Logic Functions
Copyright © Cengage Learning. All rights reserved. CHAPTER 2 THE LOGIC OF COMPOUND STATEMENTS THE LOGIC OF COMPOUND STATEMENTS.
Chapter 2 Combinational Systems And / Or / Not. TRIAD PRINCIPLE: Combinational is about And / Or / Not combinations As well as equivalent functions. It.
Combinational Logic Design
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
4.1 Conversion of English Sentences to Boolean Equations
1 COMBINATIONAL LOGIC One or more digital signal inputs One or more digital signal outputs Outputs are only functions of current input values (ideal) plus.
Chap 3. Chap 3. Combinational Logic Design. Chap Combinational Circuits l logic circuits for digital systems: combinational vs sequential l Combinational.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
Combinational Design ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
©2004 Brooks/Cole FIGURES FOR CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use the.
Switching functions The postulates and sets of Boolean logic are presented in generic terms without the elements of K being specified In EE we need to.
Unit IV Fundamentals of Logic Design by Roth and Kinney.
CSI-2111 Computer Architecture Ipage Revision  Objective : To examine basic concepts of: –2.1 Numbering Systems –2.2 Binary Numbers –2.3 Boolean.
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
1 Lecture 6 BOOLEAN ALGEBRA and GATES Building a 32 bit processor PH 3: B.1-B.5.
1 Minterm and Maxterm Expressions Definition: a minterm of n variables is a product of the variables in which each appears exactly once in true or complemented.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 6 – Canonical Forms.
Half Adder & Full Adder Patrick Marshall. Intro Adding binary digits Half adder Full adder Parallel adder (ripple carry) Arithmetic overflow.
05 BA2 Page 1 ECEn/CS 224 Boolean Algebra – Part 2.
ES 244: Digital Logic Design Chapter 2 Chapter 2: Combinational Systems Adapted from Alan Marcovitz’s Introduction to Logic and Computer Design Uchechukwu.
1 EENG 2710 Chapter 2 Algebraic Methods For The Analysis and Synthesis of Logic circuits.
Module –I Switching Function
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
CEC 220 Digital Circuit Design
Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.
©2010 Cengage Learning SLIDES FOR CHAPTER 1 INTRODUCTION NUMBER SYSTEMS AND CONVERSION Click the mouse to move to the next page. Use the ESC key to exit.
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
ECE DIGITAL LOGIC LECTURE 15: COMBINATIONAL CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 10/20/2015.
CEC 220 Digital Circuit Design Minterms and Maxterms Monday, January 26 CEC 220 Digital Circuit Design Slide 1 of 11.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
1 CS 352 Introduction to Logic Design Lecture 2 Ahmed Ezzat Boolean Algebra and Its Applications Ch-3 + Ch-4.
UNIT 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
©2010 Cengage Learning SLIDES FOR CHAPTER 6 QUINE-McCLUSKEY METHOD Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
©2010 Cengage Learning SLIDES FOR CHAPTER 3 BOOLEAN ALGEBRA (continued) Click the mouse to move to the next page. Use the ESC key to exit this chapter.
This chapter in the book includes: Objectives Study Guide
SLIDES FOR CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES
CHAPTER 3 Simplification of Boolean Functions
Prof. Sin-Min Lee Department of Computer Science
Chapter 2: Boolean Algebra and Logic Functions
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
Computer Architecture CST 250
This chapter in the book includes: Objectives Study Guide
Digital Logic and Design
Boolean Algebra.
Lecture 4 Sums of Product Circuits Simplification
CSE 370 – Winter Combinational Logic - 1
Lecture 4 Minterm and Maxterm
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Half & Full Subtractor Half Subtractor Full Subtractor.
Half & Full Subtractor Half Subtractor Full Subtractor.
Presentation transcript:

©2010 Cengage Learning SLIDES FOR CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the book includes: Objectives Study Guide 4.1Conversion of English Sentences to Boolean Equations 4.2Combinational Logic Design Using a Truth Table 4.3Minterm and Maxterm Expansions 4.4General Minterm and Maxterm Expansions 4.5Incompletely Specified Functions 4.6Examples of Truth Table Construction 4.7Design of Binary Adders and Subtractors Problems

©2010 Cengage Learning Conversion of English Sentences to Boolean Equations Section 4.1 (p. 90) The three main steps in designing a single-output combinational switching circuit are 1. Find a switching function that specifies the desired behavior of the circuit. 2. Find a simplified algebraic expression for the function. 3. Realize the simplified function using available logic elements.

©2010 Cengage Learning Example 1 Section 4.1 (p ) F A B We will define a two-valued variable to indicate the truth of falsity of each phrase: F = 1 if “Mary watches TV” is true; otherwise F = 0. A = 1 if “it is Monday night” is true; otherwise A = 0. B = 1 if “she has finished her homework” is true; otherwise B = 0. Because F is “true” if A and B are both “true”, we can represent the sentence by F = A B

©2010 Cengage Learning Example 2 Section 4.1 (p. 91) The alarm will ring iff the alarm switch is turned on and the door is not closed, or it is after 6 P.M. and the window is not closed.

©2010 Cengage Learning Example 2 (continued) Section 4.1 (p. 91) The corresponding equation is: And the corresponding circuit is: The alarm will ring iff the alarm switch is turned on and the door is not closed, or it is after 6 P.M. and the window is not closed.

©2010 Cengage Learning Combinational Logic Design using a Truth Table Suppose we want the output of a circuit to be f = 1 if N ≥ and f = 0 if N < Then the truth table is: Figure 4-1

©2010 Cengage Learning Next, we will derive an algebraic expression for f from the truth table by using the combinations of values of A, B, and C for which f = 1. For example, the term A ′ BC is 1 only if A = 0, B = 1, and C = 1. Finding all terms such that f = 1 and ORing them together yields: f = A′BC + AB ′ C ′ + AB ′ C + ABC ′ + ABC(4-1)

©2010 Cengage Learning The equation can be simplified by first combining terms and then eliminating A′: This equation leads directly to the following circuit: f = A′BC + AB ′ + AB = A′BC + A = A + BC(4-2)

©2010 Cengage Learning Instead of writing f in terms of the 1’s of the function, we may also write f in terms of the 0’s of the function. Observe that the term A + B + C is 0 only if A = B = C = 0. ANDing all of these ‘0’ terms together yields: f = (A + B + C)(A + B + C ′ )(A + B′ + C)(4-3)

©2010 Cengage Learning By combining terms and using the second distributive law, we can simplify the equation: f = (A + B + C)(A + B + C ′ )(A + B′ + C)(4-3) f = (A + B)(A + B′ + C) = A + B(B ′ + C) = A + BC(4-4)

©2010 Cengage Learning Minterm and Maxterm Expansions Each of the terms in Equation (4-1) is referred to as a minterm. In general, a minterm of n variables is a product of n literals in which each variable appears exactly once in either true or complemented form, but not both. Section 4.3 (p. 93) (A literal is a variable or its complement) f = A′BC + AB ′ C ′ + AB ′ C + ABC ′ + ABC(4-1)

©2010 Cengage Learning Table 4-1 Minterms and Maxterms for Three Variables

©2010 Cengage Learning Minterm expansion for a function is unique. Equation (4-1) can be rewritten in terms of m-notation as: This can be further abbreviated by listing only the decimal subscripts in the form: f = A′BC + AB ′ C ′ + AB ′ C + ABC ′ + ABC(4-1) f (A, B, C) = m 3 + m 4 + m 5 + m 6 + m 7 (4-5) f (A, B, C) = Ʃ m(3, 4, 5, 6, 7)(4-5)

©2010 Cengage Learning Minterm Expansion Example Section 4.3 (p. 95) Find the minterm expansion of f(a,b,c,d) = a'(b ' + d) + acd '.

©2010 Cengage Learning Maxterm Expansion Example Find the maxterm expansion of f(a,b,c,d) = a'(b ' + d) + acd '. Section 4.3 (p. 96)

©2010 Cengage Learning Table 4-2. General Truth Table for Three Variables Table 4-2 represents a truth table for a general function of three variables. Each a i is a constant with a value of 0 or 1.

©2010 Cengage Learning General Minterm and Maxterm Expansions We can write the minterm expansion for a general function of three variables as follows: Section 4.4 (p. 97) The maxterm expansion for a general function of three variables is:

©2010 Cengage Learning Table 4-3. Conversion of Forms Table 4-3 summarizes the procedures for conversion between minterm and maxterm expansions of F and F '

©2010 Cengage Learning Table 4-4. Application of Table 4-3

©2010 Cengage Learning Section 4.5 (p. 99) Incompletely Specified Functions A large digital system is usually divided into many subcircuits. Consider the following example in which the output of circuit N 1 drives the input of circuit N 2 :

©2010 Cengage Learning Table 4-5: Truth Table with Don't Cares Let us assume the output of N 1 does not generate all possible combinations of values for A, B, and C. In particular, we will assume there are no combinations of values for w, x, y, and z which cause A, B, and C to assume values of 001 or 110. Section 4.5 (p. 99)

©2010 Cengage Learning When we realize the function, we must specify values for the don’t-cares. It is desirable to choose values which will help simplify the function. If we assign the value 0 to both X’s, then If we assign 1 to the first X and 0 to the second, then If we assign 1 to both X’s, then The second choice of values leads to the simplest solution.

©2010 Cengage Learning Table 4-5 The minterm expansion for Table 4-5 is: The maxterm expansion for Table 4-5 is:

©2010 Cengage Learning Section 4.6 (p. 100) Examples of Truth Table Construction We will design a simple binary adder that adds two 1-bit binary numbers, a and b, to give a 2-bit sum. The numeric values for the adder inputs and outputs are as follows:

©2010 Cengage Learning We will represent inputs to the adder by the logic variables A and B and the 2-bit sum by the logic variables X and Y, and we construct a truth table: Because a numeric value of 0 is represented by a logic 0 and a numeric value of 1 by a logic 1, the 0’s and 1’s in the truth table are exactly the same as in the previous table. From the truth table,

©2010 Cengage Learning Ex: Design an adder which adds two 2-bit binary numbers to give a 3-bit binary sum. Find the truth table for the circuit. The circuit has four inputs and three outputs as shown:

©2010 Cengage Learning Section 4.6 (p. 101)

©2010 Cengage Learning Design of Binary Adders and Subtractors Section 4.7 (p. 104) We will design a parallel adder that adds two 4-bit unsigned binary numbers and a carry input to give a 4-bit sum and a carry output.

©2010 Cengage Learning Figure 4-2: Parallel Adder for 4-Bit Binary Numbers

©2010 Cengage Learning One approach would be to construct a truth table with nine inputs and five outputs and then derive and simplify the five output equations. A better method is to design a logic module that adds two bits and a carry, and then connect four of these modules together to form a 4-bit adder.

©2010 Cengage Learning Figure 4-3: Parallel Adder Composed of Four Full Adders

©2010 Cengage Learning Figure 4-4: Truth Table for a Full Adder

©2010 Cengage Learning Full Adder Logic Equations Section 4.7 (p. 105) The logic equations for the full adder derived from the truth table are:

©2010 Cengage Learning Figure 4-5: Implementation of Full Adder

©2010 Cengage Learning An overflow has occurred if adding two positive numbers gives a negative result or adding two negative numbers gives a positive result. We define an overflow signal, V = 1 if an overflow occurs. For Figure 4-3, V = A 3 ′ B 3 ′ S 3 + A 3 B 3 S 3 ′ Figure 4-3 Overflow for Signed Binary Numbers

©2010 Cengage Learning Figure 4-6: Binary Subtracter Using Full Adders Full Adders may be used to form A – B using the 2’s complement representation for negative numbers. The 2’s complement of B can be formed by first finding the 1’s complement and then adding 1.

©2010 Cengage Learning Figure 4-7: Parallel Subtracter Alternatively, direct subtraction can be accomplished by employing a full subtracter in a manner analogous to a full adder.

©2010 Cengage Learning Table 4.6. Truth Table for Binary Full Subtracter

©2010 Cengage Learning Consider x i = 0, y i = 1, and b i = 1: Section 4.7 (p. 107)