LOCld – The fastest VCSEL driver in optical link for ATLAS Futian Liang USTC-IHEP, May. 3 rd, 2013.

Slides:



Advertisements
Similar presentations
SOFI Meeting in Rome 2012/01/20. © 2012 GigOptix, Inc. All Rights Reserved Confidential 222 Outline  Material: M1 vs M3  Driver Study  GX6255  How.
Advertisements

[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.
J.Ye / SMU May 18, 2015 GOL + SoS R & D Work at SMU 1.The Test of the GOL chip. 2.First test on the SoS driver chip and the submission of a dedicated test.
Design of High-Speed Laser Driver Using a Standard CMOS Technology for Optical Data Transmission Dissertation Defense Presentation By Seok Hun Hyun Advisor:
Richard Kass IEEE NSS 11/14/ Richard Kass Radiation-Hard ASICs for Optical Data Transmission in the ATLAS Pixel Detector K.E. Arms, K.K. Gan, M.
The Design of a Low-Power High-Speed Phase Locked Loop Tiankuan Liu 1, Datao Gong 1, Suen Hou 2, Zhihua Liang 1, Chonghan Liu 1, Da-Shung Su 2, Ping-Kun.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
1 A 16:1 serializer for data transmission at 5 Gbps Datao Gong 1, Suen Hou 2, Zhihua Liang 1, Chonghan Liu 1, Tiankuan Liu 1, Da-Shun Su 2, Ping-Kun Teng.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
20-24 September 2010, TWEPP, Aachen, Germany D. 1 Datao Gong On behalf of the ATLAS Liquid Argon Calorimeter Group Department of Physics,
Status of opto R&D at SMU Jingbo Ye Dept. of Physics SMU For the opto WG workshop at CERN, March 8 th, 2011.
IEEE06/San Diego R. Kass N Bandwidth of Micro Twisted-Pair Cables and Spliced SIMM/GRIN Fibers and Radiation Hardness of PIN/VCSEL Arrays W. Fernando,
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Introduction to the Common Electrical Interface (CEI)
1 A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout 1.Overview. 2.Test results of LOCs1, the 5 Gbps 16:1 serializer. 3.Test results.
Mohsine Menouni, CPPM - Marseille Gui Ping, SMU - Dallas - Texas
2.5Gbps jitter generator Part 1 final presentation.
IEEE08/NSS R. Kass N Radiation-Hard/High-Speed Data Transmission Using Optical Links W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, J. Moore,
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
The PLL consists of a phase frequency detector (PFD), a charge pump, a low pass filter, a voltage controlled oscillator (VCO), and a divider (divide by.
Introduction This work is supported by US-ATLAS R&D program for the upgrade of the LHC, and the US Department of Energy grant DE-FG02-04ER We are.
Homework Statement Mao-Cheng Chiu National Chiao -Tung University Department of Electronics Engineering.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
First results from PADI-2 Mircea Ciobanu CBM Collaboration Meeting March 10 –13, 2009 GSI-Darmstadt FEE1.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Peter, Wieczorek - EE Low Noise Charge Sensitive Preamplifier Development for the PANDA Calorimeter Design and Measurements of the APFEL - Chip.
Optical Links CERN Versatile Link Project VL – Oxford involvement CERN VL+ for ATLAS/CMS phase II upgrade – Introduction and aims – Oxford workpackage:
Evaluation of Multi-Gbps Optical Transceivers for Use in Future HEP Experiments Luis Amaral CERN – PH/ESE/BE – Opto 16/09/2008.
BTeV Pixel Detector Optical link receiver chip Data In and Out project.
1 LAr high speed optical link studies: the status report on the LOC ASIC 1.The LOC ASIC, an introduction 2.The SOS technology 3.LOC1 test results 4.LOC2.
ECE 135 Final Presentation The Three … aka Pat Cleary with Kevin Parker & Bryan Chavez April 21 st, 2005 April 21 st, 2005.
Optical Readout and Control Interface for the BTeV Pixel Vertex Detector Optical interface for the PCI board –1.06 Gbps optical link receiver –Protocol.
DPF 2011 R. Kass 1 P. Buchholz, A. Wiese, M. Ziolkowski Universität Siegen OUTLINE Introduction Result on 4-channel Driver/Receiver with Redundancy Design.
Ultra High Speed Digital Circuits Brandon Ravenscroft 12/03/2015.
J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.
New Small Wheel muon trigger optical module New Small Wheel muon trigger optical module S. Hou 2014/08/29 Academia Sinica.
Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee.
A 20/30 Gbps CMOS Backplane Driver with Digital Pre-emphasis Paul Westergaard, Timothy Dickson, and Sorin Voinigescu University of Toronto Canada.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
Task List  Group management plan  Background studies  Link budget: optical/electrical  Build, test learning Rx board  Order components for transceiver.
High speed signal transmission Jan Buytaert. Topics Electrical standards: CML,LVDS, SLVS Equalization. Testbench of a readout slice. Vacuum feed-throughs.
Receiver Circuit Testing Test setup Eye diagrams BER measurement Eye - BER relationship.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
March 14, 2016 Report on SMU R&D work1 Link-On-Chip (LOC) 1st Prototype  Status:  Prototype chip with the clock unit (PLL), serializer, laser driver,
5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.
Performance characteristics of COTS 10Gb/s Optical Links for SLHC Experiments Jan Troska, Markus Axer, Karl Gill, Robert Grabit, Raquel Macias Jareno,
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
1 Status report on the LAr optical link 1.Introduction and a short review. 2.The ASIC development. 3.Optical interface. 4.Conclusions and thoughts Jingbo.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
1 ASIC Development for High Speed Serial Data Transmission from Detector Front-end to the Back-end 1.Overview. 2.Test results of LOCs1, a 5 Gbps 16:1 serializer.
1 IT R&D Global Leader 고속 비디오 데이터 전송용 SerDes SoC ( 기술이전 ) 고속 비디오 데이터 전송용 SerDes SoC ( 기술이전 ) 융합부품소재연구부문 시스템반도체연구부 디지털 RF SoC 연구팀 책임연구원 박.
Optical Gigabit Ethernet Group 4 February 3, 2005 Ronen Adato.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Gigabit Ethernet – IEEE 802.3z The Choice of a New Generation Design Presentation ECE 4006c G2- Gigabit Ethernet Intel/Agilent TX Javier Alvarez, gte006r.
A 4 x 8-Gbps VCSEL Array Driver ASIC and integration with a custom array transmitter module for the LHC front-end transmission Di Guo, a,g,* Chonghan Liu,
A 16:1 serializer for data transmission at 5 Gbps
Southern Methodist University
The Silicon-on-Sapphire Technology:
Basic MOS Amplifiers: DC and Low Frequency Behavior
The Design of a Low-Power High-Speed Phase Locked Loop
Phase shifter design for Macro Pixel ASIC
W. Ali, R. Corsini, E. Ciaramella SSSA Pisa Italy
VCSEL drivers in ATLAS Optical links
Presentation transcript:

LOCld – The fastest VCSEL driver in optical link for ATLAS Futian Liang USTC-IHEP, May. 3 rd, 2013

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Outlines ATLAS and radiation VCSEL driver in optical links – Oops, we got company: GBLD LOCld -- The fastest VCSEL driver in ATLAS – Challenges and targets – Designs &Simulations – Tests Summary / Q & A 2

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 ATLAS and radiation 3

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 ATLAS and radiation ATLAS – One of the LHC’s detectors. – High energy particles collide w/ high luminosity – … Higgs boson? – Very very very very … strong RADIATION Most of the commercial products CANNOT survive in the radiation environments. The radiation tolerant / hardened ASIC designs are required. 4

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Radiation hard optical link 5

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 VCSEL driver in optical links -- GBLD Process: 0.13 um CMOS Max bit rate: 5 Gbps Bias current: 2 mA ~ 43 mA Modulation current: 2 mA ~ 12 mA Deterministic jitter: 12 ps ~ 25ps Pre-emphasis/de-emphasis – Emphasis width: 60 ps ~ 90 ps Programmable: hardwired pin/I 2 C interface 6

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Optical link in LAr in ATLAS Eg. Optical links for the ATLAS liquid Argon calorimeter upgrade (cooperate w/ Southern Methodist University in USA) All on-detector parts required radiation tolerant 7

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 LOCld - The fastest VCSEL driver Challenge – 0.25 um Silicon-on-Sapphire (SoS) CMOS Goal(Requirements from LOCsx and VCSEL) – 2 mA current input – 8 mA modulation AC coupled to VCSEL – 8 mA bias current – 8 Gbps transmission data rate – Emphasis and programmable ability – radiation tolerant / hard 8

LOCld – The fastest VCSEL driver in ATLAS, Futian General topology -- GBLD

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Emphasis The process should be fast enough to generate the peaking pulse um V.S um ? 10

Active shunt peaking (1) 11 Passive inductor peaking Active shunt peaking PerformanceBestGood AreaVery largeSmall AdjustableNo

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Active shunt peaking (2) 12 Conventional active shunt peaking: (a)topology; (b)high frequency small signal model; (c) passive equivalent circuit.

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Active shunt peaking (3) 13 Passive inductor peaking Active shunt peakingUsed in our design PerformanceBestGood AreaVery largeSmall AdjustableNo Yes

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 LOCld: Structure details 1. Six pre-drive stages with active shunt peaking 2. Differential output stage with 50  pull-up 4. AC coupled VCSEL with bias current 3. Bias current with control 5. Differential output, 8 mA max modulation V power & peaking strength control 7. Input impedance match & common voltage 8. Input CML, 2 mA minimum 9. Tail current reference 14

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 LOCld: simulation Condition: * Nominal, 27°C, 8Gbps Dj: 4.1 ps; Eye opening: 7.7 mA; Modulation: 8.7 mA Power: V33: 172 mW (52.3 mA); V25: 2.7 mW (1.0 mA); VDD (VCSEL): 20.3mW (6.1 mA); Total: 24.4mW/Gbps. 15

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Peaking strength 16

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 On chip electrical tests 17 Input: – 200 mV differential 8-Gbps PRBS-7 pattern – AC coupled to the test PCB Output: – Current – AC coupled to sampling oscilloscope

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Electrical test eye diagram and jitter 18 Eye and Jitter w/ 200 mV differential 8-Gbps PRBS-7 pattern input

Above: 5 Gbps with 4.25 Gbps Eye mask Left: 8 Gbps with 4.25 Gbps Eye mask No hit in 3 mask areas with 3000 waveforms. Optical test 19 Our design has margins from the eye diagram

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Bit error ratio tester Receiver VCSEL LOCld Chip LOCld optical Bit Error Ratio Test 20

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Optical Bit Error Ratio Test ( ) pass, BER<6.667x pass, BER<4.167x pass, BER<3.33x pass, 6 errors in 5.4x10 14 bits, BER=1.11x pass, 3 errors in 3.15x10 12 bits, BER=9.524x The design target is 8Gbps 21

22 3mm X 3mm 144 round pins TRNG(Yellow) 550um X 1150um LOCld (White) LOCld1 320um X 500um LOCld4 450um X 1200um I took 1.33mm 2 (15%) area and 42 (30%) round pin

LOCld – The fastest VCSEL driver in ATLAS, Futian 2013 Summary Radiation tolerant VCSEL driver is required. 8-Gbps radiation tolerant VCSEL driver – The fastest VCSEL driver in ATLAS – Active shunt peaking – Modulation and bias are configureable – 10 Gbps data rate ability … to be continued(Digital control version). Questions & Answers 23

Questions & Answers 24