RTDs: Resistance Temperature Detectors 1 Simone Traverso.

Slides:



Advertisements
Similar presentations
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Advertisements

Advanced Manufacturing Choices
COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS EAP dimple fabrication process. Process D EAP dimple using carbon powder electrodes and DRIE.
PDMS processing & devices. 2 nd master PDMS 1 st master PDMS control channel active channel PDMS 3 rd substrate.
Lithography – Basic Concept
© intec 2002http:// Fabrication Process Lithography Resist coating + soft bake Exposure Post-exposure bake + development.
Effect of Resist Thickness
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Optical Lithography Ghassan Malek Sr. Development Engineer October 6, 2010 Integrated Systems Nanofabrication Cleanroom.
Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
Pattern transfer by etching or lift-off processes
EE412: EVG Spraycoater Characterization Project Owner: Mahnaz Mansourpour Project Mentor: Jason Parker Student Investigator: Ehsan Sadeghipour 1/12/2011.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Armando Cosentino OPT - Optics and Photonics Technology Laboratory (EPFL) Photonic Crystals EDPO PO Photonic crystal slotted guides.
Zarelab Guide to Microfluidic Lithography Author: Eric Hall, 02/03/09.
Wafer processing - I Clean room environment Semiconductor clean room: - controlled temperature (20ºC), air pressure, humidity (30%) - controlled airbone.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
© Fraunhofer IPMS T. Zarbock I I slide 1 MEMS CLEAN ROOM 1500 m 2, class mm (6”) Wafer line 3 shift preparation for R&D and pilot fabrication.
NIST Nanofabrication Facility. CNST Nanofab A state-of-the-art shared-use facility for the fabrication and measurement of nanostructures –19,000 sq ft.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Magnetic Nanofluidics ME342 Design Project Update 3 Abhishek Dhanda Kwan-Kyu Park Michael Pihulic Katherine Tsai July 27, 2006.
J. Salonen, “Flip Chip Bumping Process at VTT" [presentation for GPG], 16-March-2007 Flip Chip/Bumping Process at VTT Last modified March 16, 2007 By Jaakko.
NANOSCALE LITHOGRAPHY MICHAEL JOHNSTON 4/13/2015.
5x mixed with 25x Reduction 1.Draw mask, keeping 25x features within a 3mm square, within the traditional 14-15mm 5x die 2.When printing masks scale 25x.
NanoFab Simulator Update Nick Reeder, April 20, 2012.
L OUISIANA T ECH U NIVERSITY FRESHMAN ENGINEERING PROGRAM RESISTANCE TEMPERATURE DETECTOR (RTD) PROJECT Dr. Hisham E. Hegab College of Engineering & Science.
Micro-fabrication.
#3-Febr Production, Process & Test Technology for the Semiconductor Industry.
Fabrication of Active Matrix (STEM) Detectors
PCB manufacturing PCBpro.com.
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
Introduction to Wafer fabrication Process
Facility meeting Oct Gopal. Lithography Bay Equipments: Laser writer EVG Mask aligner MJB4 mask aligner EVG Bonder E-Line system Pioneer E-beam system.
Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.
PTC Proposal Seongjin Jang September 09, Submit Application To PTC All the users should submit their process-related information to Process Technology.
Presenter Name Facility Name Ultra Thin CCD detectors for particle physics experiments.
Facility meeting Nov Gopal Lithography Bay Equipments: Laser writer EVG Mask aligner MJB4 mask aligner EVG Bonder E-Line system Pioneer E-beam system.
Budapest University of Technology and Economics Department of Electron Devices Solution of the 1 st mid-term test 20 October 2009.
ITC-irst Researchers 217 Post docs 13 PhD students MM area FCS – Physics & Chemistry of Surfaces and Interfaces MIS – Microsystems IT area SRA –
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
1. Wafer clean 2. Thermal oxidation 3. PR coating and patterning, Mask #1 4. Wet BOE etching SiO2 Dry RIE etching low stress nitride 5. Positive resist.
LPICM slides for WP3 Wanghua Chen and Pere Roca i Cabarrocas
Photo lithography. Why? Add a photo sensitive layer ontop of a material. After treating with UV light, remove the affected areas. After processing (e.g.
Etching: Wet and Dry Physical or Chemical.
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
Plasma bay modernised in Sentech SI 500 RIE cluster Si 3 N 4, SiO 2, polySi and Al etching 2 x Oxford System 100 ICP Si 3 N 4, SiO 2, polySi, polymers,
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Side ViewTop View Beginning from a silicon wafer.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Definition History Fabrication process Advantages Disadvantages Applications.
Process technology. Process Technology 2 MMIC-HEMT, ETH Zürich Electrical nm contacts, Uni Basel Luft InP 70 nm DFB Laser, WSI München Applications: Nano.
Equipment and technological processes for manufacturing GaAs MMICs LITHOGRAPHY ONE TALK 3 1.
Wisconsin Center for Applied Microelectronics
Nanotechnologies for Electronics
Photolithography PEOPLE Program.
Simplified process flow for bonding interface characterization
Lithography.
Fabrication Steps of Detectors
Process Flow for ESS5810 AMSF
Summary of Samples Photolithography Samples: EBL Samples:
31/08/ GaAs and 5629 GaAs growth 5622 GaAs,
Lab Course Dry Etching Goal: Patterning of Si wafer utilizing resist mask and various dry etching systems Parallel plate reactor (group I & III) SF6 P.
Photolithography.
Presentation transcript:

RTDs: Resistance Temperature Detectors 1 Simone Traverso

- Heidelberg DWL200, LASER lithography system 2 Masks: equipment - Coillard Photolithography, wet bench, resist strip and develop - Suss DV10, developer for mask and thick resists

3 I Mask (done)

4 II Mask (done)

5 III Mask (error, it must be done again)

6 Coating Equipment: Rite Track 88 Series, coater track for positive resist Wafers: 20 wafers coated, with Ti-Pt, Al-Si1% and AlN-W layers

7 Exposure Equipment: Süss MA6, double side mask aligner and bond aligner Wafers exposed: first six Ti-Pt wafers (from 100nm to 200nm thickness) Exposure test: Two wafers (one in Ti-Pt, one in Al-Si1%) with 8 different exposure times, from 6.5s to 10s. Recommended value: 8s Chosen value: 8s after microscope test Mask used: first one

8 Development Equipment: Rite Track 88 Series, developer track for positive resist Wafers developed: first six Ti-Pt wafers (from 100nm to 200nm thickness)

9 Dry Etching Equipment: STS Multiplex ICP, dry etcher, chlorine and bromine chemistry Wafers etched: Ti-Pt wafers (from 100nm to 200nm thickness)

10 Next Steps Resistances measuring with Lucian Barbut Exposure and development of the other 14 wafers III Mask must be done