Dr. Nermin Hamza. x · y = y · x x + y = y + x x · (y · z) = (x · y) · z x + (y + z) = (x + y) + z x · (y + z) = (x · y) + (x · z) x + (y · z) = (x + y)

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

Digital Logic Design Gate-Level Minimization
ECE 238L Computer Logic Design Spring 2010
Chapter 2 Logic Circuits.
Gate-level Minimization
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
Lecture 20, Slide 1EECS40, Fall 2004Prof. White Lecture #20 ANNOUNCEMENT Midterm 2 Thursday Nov. 18, 12:40 – 2:00 pm A-L initials in F295 Haas Business.
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
Erik Jonsson School of Engineering and Computer Science FEARLESS Engineeringwww.utdallas.edu/~pervin EE/CE 2310 – HON/002 Introduction to Digital Systems.
ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
Logic Design A Review. Binary numbers Binary numbers to decimal  Binary 2 decimal  Decimal 2 binary.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
LOGIC GATES & TRUTH TABLE – Digital Circuit 1 Choopan Rattanapoka.
Digital Systems I EEC 180A Lecture 4 Bevan M. Baas.
Dr. Eng. Farag Elnagahy Office Phone: King ABDUL AZIZ University Faculty Of Computing and Information Technology CPCS 222.
Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
Gate-Level Minimization
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Basic Gates 3.1 Basic Digital Logic: NAND and NOR Gates ©Paul Godin Created September 2007 Last Update Sept 2009.
CH51 Chapter 5 Combinational Logic By Taweesak Reungpeerakul.
LOGIC GATES & BOOLEAN ALGEBRA
COE 202: Digital Logic Design Combinational Logic Part 4
CS 1110 Digital Logic Design
Basic Digital Logic: NAND and NOR Gates Technician Series ©Paul Godin Last Update Dec 2014.
Karnaugh Maps (K-Maps)
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 4 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Digital Electronics Chapter 3 Gate-Level Minimization.
Minimization Karnaugh Maps
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Announcements Assignment 6 due tomorrow No Assignment 7 yet.
Karnaugh Map and Circuit Design.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
Karnaugh Maps Not in textbook. Karnaugh Maps K-maps provide a simple approach to reducing Boolean expressions from a input-output table. The output from.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Logic Gates Ghader Kurdi Adapted from the slides prepared by DEPARTMENT OF PREPARATORY YEAR.
Eng. Mai Z. Alyazji October, 2016
Lecture 04 – Logic and circuits
Logic Gates and Boolean Algebra
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CS2100 Computer Organisation
Logic Gates.
Digital Logic.
Basic Digital Logic Basic Gates
Circuits & Boolean Expressions
BASIC & COMBINATIONAL LOGIC CIRCUIT
Logic Gates.
Reading: Hambley Ch. 7 through 7.5
13 Digital Logic Circuits.
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Analysis of Logic Circuits Example 1
Analysis of Logic Circuits Example 1
Principles & Applications
Eng. Ahmed M Bader El-Din October, 2018
Circuits & Boolean Expressions
Circuit Simplification and
Reading: Hambley Ch. 7 through 7.5
Presentation transcript:

Dr. Nermin Hamza

x · y = y · x x + y = y + x x · (y · z) = (x · y) · z x + (y + z) = (x + y) + z x · (y + z) = (x · y) + (x · z) x + (y · z) = (x + y) · (x + z) x · x = x x + x = x

x · (x + y) = x x + (x · y) = x x · x ‘ = 0 x + x’ = 1 (x’) ‘ = x (x · y)’ = x’ + y’ (x + y)’ = x’.y’

Exercise Proof that : X+ XY = X X+X’Y = X+Y X(X’+Y)= XY

Exercise Simplify : 1- X + X’.Y 2- X. Y +X’. Z + Y. Z 3- A + ((A. B’) ‘.C

Exercise Simplify : 1- X + X’.Y = X +Y 2- X. Y +X ‘ Z + Y. Z = X.Y + X’.Z 3- A + ((A. B’) ‘.C = B+C

Exercise Simplify : 1- A + ((B+C)’. A 2- ((A. B’)’ +B’). B

Exercise Simplify : 1- A + ((B+C)’. A = A 2- ((A. B’)’ +B’). B = A’.B

Exercise Get the function as sum of product, product of sum, proof that both cases are equal: XYF

Exercise F= ∑ m(0,1) = X’.Y’ + X.Y F= ∏ M(1,2) = (X’+Y).(X+Y’) PROOF: (X’+Y).(X+Y’) = (X’.X)+(X’.Y’)+(Y. X)+(Y.Y’) = 0+ X’Y’ + X.Y + 0= MIDTERMS

Exercise GET sum of product and product of sum : ABCF

Exercise Solution is : ∑ m=(3,4,5,6,7) = A’BC + AB’C’ + AB’C + ABC’ + ABC ∏ M (0,1,2) = (A+B+C).(A+B+C’). (A+ B’ + C) PROOF ??== A+BC

Exercise GET sum of product and product of sum : ABCF

Exercise ∑m(0,1,2)= Proof ? A’ (B’+C)

Other Digital Logic Operation 15 Basic Combinational Logic, NAND and NOR gates

16 Combinational logic How would your describe the output of this combinational logic circuit?

17 NAND Gate The NAND gate is the combination of an NOT gate with an AND gate. The Bubble in front of the gate is an inverter.

18 Combinational logic How would your describe the output of this combinational logic circuit?

19 NOR gate The NOR gate is the combination of the NOT gate with the OR gate. The Bubble in front of the gate is an inverter.

20 NAND and NOR gates The NAND and NOR gates are very popular as they can be connected in more ways that the simple AND and OR gates. NAND : F= (XY)’ NOR : F= (X+Y)’

21 Truth Table Complete the Truth Table for the NAND and NOR Gates InputOutput InputOutput NAND NOR

XOR F= X’Y +X Y’ = (X XOR Y)

XNOR F= XY +X’Y’ = (X XOR Y) ‘

Exercise

Map Method m0m1 m2m3

Map Method

27 Map Representation A two-variable function has four possible minterms. We can re- arrange these minterms into a Karnaugh map (K-map). Now we can easily see which minterms contain common literals. Minterms on the left and right sides contain y’ and y respectively. Minterms in the top and bottom rows contain x’ and x respectively.

Map Method F(a,b) = Σm(0,3) F(a,b) =A’B’ + AB

Let f= m1 +m2 + m3 … present in map

Exercise